Did You Know...
...that the Slinky toy was the result of a failed attempt by engineer Richard James to produce an antivibration device for ship instruments? His goal was to develop a spring that would instantaneously counterbalance the wave motion that rocks a ship at sea. Instead, he developed the Slinky.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 7418571 | Memory interleaving Memory interleaving includes providing a non-power of two number of channels in a computing system and interleaving memory access among the channels. ... | 08/26/2008 |
| 7389402 | Microprocessor including a configurable translation lookaside buffer A translation lookaside buffer may include control functionality coupled to a first storage and a second storage. The first storage includes a first plurality of entries for storing address translations corresponding to a plurality of page sizes. The second storage ... | 06/17/2008 |
| 7386688 | Communication among partitioned devices Information objects and system firmware for a processor in a partitionable computing system are disclosed. One object comprises information corresponding to components of the computer system. The information comprises entries defining an address and a size for regis... | 06/10/2008 |
| 7386661 | Power save module for storage controllers A method and system using a storage controller for transferring data between a storage device and a host system is provided. The storage controller includes, a power save module that is enabled in a power save mode after a receive logic in the storage controller has... | 06/10/2008 |
| 7386658 | Memory post-write page closing apparatus and method Apparatus and method to receive new requests for write transactions; compare rank, bank and page of new requests to those already stored and assemble chains of write commands directed to the same rank, bank and page; select and transmit write commands from one chain... | 06/10/2008 |
| 7383375 | Data run programming Data in data runs are stored in a non-volatile memory array in adaptive metablocks that are configured according to the locations of data boundaries. A serial flash buffer is used to store some data, while other data are directly stored in non-volatile memory. Data ... | 06/03/2008 |
| 7366830 | Row expansion reduction by inversion for range representation in ternary content addressable memories A method and circuit to implement a match against range rule functionality. A first rule entry and a second rule entry are stored. The first rule entry includes at least two consecutive identical bits. The first rule entry represents a numerical range. A first field... | 04/29/2008 |
| 7366845 | Pushing of clean data to one or more processors in a system having a coherency protocol Techniques for pushing data to multiple processors in a clean state. ... | 04/29/2008 |
| 7366847 | Distributed cache coherence at scalable requestor filter pipes that accumulate invalidation acknowledgements from other requestor filter pipes using ordering messages from central snoop tag A multi-processor, multi-cache system has filter pipes that store entries for request messages sent to a central coherency controller. The central coherency controller orders requests from filter pipes using coherency rules but does not track completion of invalidat... | 04/29/2008 |
| 7360112 | Detection and recovery of dropped writes in storage devices Provided are a method, system, and article of manufacture, wherein a request to write data to a storage medium is received. The data requested to be written to the storage medium is stored in a cache. A writing of the data is initiated to the storage medium. A perio... | 04/15/2008 |
| 7353324 | Semiconductor storage device and method of controlling the same A semiconductor storage device includes a first nonvolatile memory to store user data of a file, a second nonvolatile memory to store management data of the file, the second nonvolatile memory being different in type from the first nonvolatile memory, and a controll... | 04/01/2008 |
| 7353361 | Page replacement policy for systems having multiple page sizes In a data processing system utilizing multiple page sizes for virtual memory paging, a system, method, and article of manufacture for managing page replacement. In one embodiment, the page replacement method begins with a page frame allocation request, such as may b... | 04/01/2008 |
| 7350024 | Automatic generation of software-controlled caching and ordered synchronization A method for applying software controlled caching and ordered thread optimizations in network applications includes collecting statistics for program variables, selecting program variable candidates for ordered synchronization and/or software controlled cache optimi... | 03/25/2008 |
| 7346732 | Storage system The storage system includes a disk controller for receiving write commands from a computer, and a plurality of disk devices in which data is written in accordance with the control of the disk controller. The size of the first block which constitutes the data unit ha... | 03/18/2008 |
| 7334092 | Method and apparatus for scoring data storage devices for participating in logical volume exchange process During sampling intervals, pairs of swap scores are assigned to respective pairs of storage devices of a storage system, each swap score pair indicating an amount of system performance improvement for a swap of logical volumes between source and target storage devic... | 02/19/2008 |
| 7328322 | System and method for optimistic caching Transactions are granted concurrent access to a data item through the use of an optimistic concurrency algorithm. Each transaction gets its own instance of the data item, such as in a cache or in an entity bean, such that it is not necessary to lock the data. The in... | 02/05/2008 |
| 7328325 | System and method for hierarchical storage mapping A mapping tool for hierarchical storage mapping may include a storage hierarchy representation interface, a command interface and remapping software. The storage hierarchy representation interface may be configured to provide a user with representations of a source ... | 02/05/2008 |
| 7325115 | Encryption of system paging file An operating system copies data from memory pages into a paging file on disk, in order to free up space in the memory. A mechanism is disclosed that causes the data to be encrypted as it is copied into the paging file, thereby protecting the paged data from unauthor... | 01/29/2008 |
| 7325113 | Memory protection apparatus Memory protection apparatus to protect memory area to realize high interruption response and prohibit from access to the memory area that is previously designated. The memory area data registers 132 (1) to (m), respectively, retain data which designate... | 01/29/2008 |
| 7321962 | Technique for translating a hybrid virtual volume file system into a pure virtual file system data stream A method for transferring data of a hybrid virtual volume of a computer data storage system from a source to a destination is disclosed. The method first translates intermingled virtual and physical volume block numbers of the hybrid virtual volume into a data strea... | 01/22/2008 |
| 7318137 | Write protection for computer long-term memory devices with multi-port selective blocking The current invention is a blocking device that provides read and write protection for computer long-term storage devices, such as hard drives. The blocking device is placed between a host computer and the storage device. The blocking device intercepts communication... | 01/08/2008 |
| 7315916 | Scratch pad block In a memory array having a minimum unit of erase of a block, a scratch pad block is used to store data that is later written to another block. The data may be written to the scratch pad block with a low degree of parallelism and later written to another location wit... | 01/01/2008 |
| 7308535 | Self-triggering outgoing buffers A buffer output manager facilitates automatic self-triggering output of buffer contents. At least one processes writes control data to at least one buffer, the control data being such that a buffer output trigger address can be determined therefrom. For each buffer ... | 12/11/2007 |
| 7308529 | Efficient mounting and dismounting of storage media A technique for processing a request requiring that a first volume of removable storage media be mounted on a storage device is disclosed. It is determined whether the storage device is available. In the event it is determined that the storage device is not availabl... | 12/11/2007 |
| 7302543 | Compressed memory architecture for embedded systems An embedded systems architecture is disclosed which can flexibly handle compression of both instruction code and data. ... | 11/27/2007 |
| 7302535 | Data replication in a storage system For a storage system having plural control units to which plural disk devices are connected, in the method for creating replication in a volume of the disk devices connected to different control units, when receiving update I/O of a replication source during an init... | 11/27/2007 |
| 7281083 | Network processor with content addressable memory (CAM) mask According to embodiments of the present invention, a network processor includes a content addressable memory (CAM) unit having CAM arranged in banks and sharable among microengines. In one embodiment, a mask having a value is used to select/enable one group of CAM b... | 10/09/2007 |
| 7281106 | Method and apparatus for selective volume swapping in a data storage device based on merging multiple sets of candidate storage devices In an optimization dispatch process for a storage system, M storage devices are identified for an optimization analysis process to be executed to identify logical volume swaps for improving system performance. The M storage devices are identified by merging candidat... | 10/09/2007 |
| 7281105 | Method and apparatus for selecting data storage devices for participating in logical volume exchange process based on aggregated workload statistics In a selective logical-volume swapping process, a subset of storage devices in a storage system are selected that represent good candidates for swaps that will improve system performance. Workload statistics are utilized from a number of sample intervals in a relati... | 10/09/2007 |
| 7281098 | Computer system for remote copy Provided is a computer system capable of maintaining consistency of data stored in logical volumes. The computer system includes: a storage system including a disk controller which controls data read/write in a disk drive; and a host computer which transmits a reque... | 10/09/2007 |
| 7277985 | Method, system and program product for storing downloadable content on a plurality of enterprise storage system (ESS) cells The present invention takes advantage of unused storage space within the ESS cells to provide for the efficient and cost effective storage of downloadable content. Specifically, the system of the present invention generally includes a download grid manager that comm... | 10/02/2007 |
| 7275127 | Multi-application transponder circuit and memory management method for the same There is disclosed a multi-application transponder circuit for a contactless electronic identification and/or access system including, in particular, a non-volatile memory (18) having a segmented programmable memory space for receiving data relating to a plur... | 09/25/2007 |
| 7266671 | Register addressing There is disclosed a technique for accessing a register file which comprises defining a first register address as a plurality of bits and using said first register address to access said register file generating a second register address by using a sequence of said ... | 09/04/2007 |
| 7263587 | Unified memory controller A unified memory controller (UMC) is disclosed. The UMC may be used in a digital television (DTV) receiver. The UMC allows the DTV receiver to use a unified memory. The UMC accepts memory requests from various clients, and determines which requests should receive pr... | 08/28/2007 |
| 7254669 | Create virtual track buffers in NVS using customer segments to maintain newly written data across a power loss A method for storing customer data at a non-volatile storage (NVS) at a storage server. A track buffer is maintained for identifying first and second sets of segments that are allocated in the NVS. A flag in the track buffer identifies which of the first and second ... | 08/07/2007 |
| 7243205 | Buffered memory module with implicit to explicit memory command expansion Method and apparatus for use with buffered memory modules are included among the embodiments. In exemplary systems, the memory module has a buffer that receives memory commands and data, and then presents those commands and data to physical memory devices through a ... | 07/10/2007 |
| 7240157 | System for handling memory requests and method thereof A system and methods are shown for handling multiple target memory requests. Memory read requests generated by a peripheral component interconnect (PCI) client are received by a PCI bus controller. The PCI bus controller passes the memory request to a memory control... | 07/03/2007 |
| 7240165 | System and method for providing parallel data requests A multi-processor system includes a requesting node that provides a first request for data to a home node. The requesting node being operative to provide a second request for the data to at least one predicted node in parallel with first request. The requesting node... | 07/03/2007 |
| 7228393 | Memory interleaving A central processor unit (CPU) accesses memory to read and write data and to read and execute program instructions. A problem arises when accessing slower Flash or electrically programmable read only memory (EPROM) with a faster CPU. A method and system has been dev... | 06/05/2007 |
| 7228385 | Processor, data processing system and method for synchronizing access to data in shared memory A processing unit for a multiprocessor data processing system includes a store-through upper level cache, an instruction sequencing unit that fetches instructions for execution, at least one instruction execution unit that executes a store-conditional instruction to... | 06/05/2007 |
