| Patent No. | Patent Title: |
| 7012311 | Semiconductor device formed on (111) surface of a Si crystal and ... |
| 6998641 | Semiconductor device having an efficient gettering region |
| 6992385 | Semiconductor device, a method of manufacturing the same and an e... |
| 6967402 | Hermetically sealed semiconductor power module and large scale mo... |
| 6964901 | Methods of forming rugged electrically conductive surfaces and la... |
| 6958496 | Light-emitting semiconductor device having enhanced brightness |
| 6933174 | Leadless leadframe package design that provides a greater structu... |
| 6933223 | Ultra-low loop wire bonding |
| 6933543 | Compound semiconductor high frequency switch device |
| 6933544 | Power semiconductor device |
| 6933565 | Semiconductor device and method of manufacturing the same |
| 6930386 | Shock hardened mounting and cooling of a semiconductor device |
| 6930385 | Cascaded die mountings with spring-loaded contact-bond options |
| 6924187 | Method of making a semiconductor device with dummy diffused layer... |
| 6921947 | Semiconductor device having recessed isolation insulation film |
| 6917103 | Molded semiconductor power device having heat sinks exposed on on... |
| 6914327 | Semiconductor device and manufacturing method thereof |
| 6914301 | CMOS integrated circuit devices and substrates having buried sili... |
| 6906357 | Electrostatic discharge (ESD) protection structure with symmetric... |
| 6903465 | Method and apparatus for a semiconductor package for vertical sur... |
| 6903438 | Low-impedance decoupling device |
| 6900504 | Integrated structure effective to form a MOS component in a diele... |
| 6900526 | Semiconductor device package |
| 6900090 | Semiconductor device having a trench isolation structure and meth... |
| 6900517 | Non-volatile memory with phase-change recording layer |
| 6897485 | Device for optical and/or electrical data transmission and/or pro... |
| 6897074 | Method for making single-phase c-axis doped PGO ferroelectric thi... |
| 6897484 | Nitride semiconductor light emitting element and manufacturing me... |
| 6894318 | Diode having a double implanted guard ring |
| 6894382 | Optimized electronic package |
| 6890800 | Method of manufacturing semiconductor device with ceramic multila... |
| 6887777 | Method for connecting an integrated circuit to a substrate and co... |
| 6887740 | Method for making an integrated circuit package having reduced bo... |
| 6876030 | Semiconductor memory device |
| 6873032 | Thermally enhanced chip scale lead on chip semiconductor package ... |
| 6870232 | Scalable MOS field effect transistor |
| 6870246 | Method and apparatus for providing an integrated circuit cover |
| 6870253 | Power semiconductor device |
| 6867503 | Controlling interdiffusion rates in metal interconnection structu... |
| 6867444 | Semiconductor substrate incorporating a neutron conversion layer |
Bizarre Patents 
PatentStorm News
