| Patent No. | Patent Title: |
| 6531897 | Global clock self-timed circuit with self-terminating precharge f... |
| 6515510 | Programmable logic array with vertical transistors |
| 6486755 | Vertical transition device for differential stripline paths and o... |
| 6486703 | Programmable logic array with vertical transistors |
| 6483341 | CMOS-microprocessor chip and package anti-resonance apparatus |
| 6483349 | Semiconductor integrated circuit device |
| 6480024 | Circuit configuration for programming a delay in a signal path |
| 6480020 | Printed circuit assembly having integrated resistors for terminat... |
| 6480027 | Driver circuitry for programmable logic devices |
| 6476638 | Input driver circuit with adjustable trip point for multiple inpu... |
| 6472902 | Semiconductor device |
| 6452418 | Level shifter with independent grounds and improved EME-isolation |
| 6433580 | Architecture and interconnect scheme for programmable logic circu... |
| 6429684 | Circuit having dynamic threshold voltage |
| 6404233 | Method and apparatus for logic circuit transition detection |
| 6396168 | Programmable logic arrays |
| 6396304 | Programmable logic array integrated circuits with blocks of logic... |
| 6392437 | Programmable multi-standard I/O architecture for FPGAs |
| 6388470 | High voltage CMOS signal driver with minimum power dissipation |
| 6388463 | Circuit arrangement for bias adjustment of bus levels |
| 6388469 | Multiple power supply output driver |
| 6384631 | Voltage level shifter with high impedance tri-state output and me... |
| 6380760 | Integrated circuit for handling buffer contention and method ther... |
| 6377073 | Structure and method for reduction of power consumption in integr... |
| 6373280 | Fast signal conductor networks for programmable logic devices |
| 6373277 | Line driver having variable impedance termination |
| 6369608 | Conditioning semiconductor-on-insulator transistors for programma... |
| 6366132 | Soft error resistant circuits |
| 6366134 | CMOS dynamic logic circuitry using quantum mechanical tunneling s... |
| 6366119 | Programmable logic device macrocell with improved logic capabilit... |
| 6366114 | Output buffer with control circuitry |
| 6366125 | Digital output circuit |
| 6366133 | Logic circuit |
| 6362652 | High voltage buffer for submicron CMOS |
| 6362653 | High voltage tolerant receivers |
| 6362657 | Small aperture latch for use with a differential clock |
| 6362659 | Domino logic family |
| 6362654 | Bidirectional repeater using high and low threshold detection |
| 6359463 | Method and apparatus for reducing induced switching transients |
| 6359462 | Method and apparatus for reducing induced switching transients |
Quotables 
PatentStorm News
