Did You Know...
...that in 1800 ether was first used by partyers as a fun diversion? Sniffing the gas led to hilarious and raucous laughter as people watched each other become more and more intoxicated and silly. Several doctors independently realized the value ether would have to anesthetize surgery patients. Of those who claimed rights to the "discovery," none had a happy ending. One had a seizure and died defending his rights. Another spent his life in an asylum because he had been denied acclaim. A third became addicted to chloroform and, in a New York City jail, he soaked a cloth in the drug, severed an artery and bled to death.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 7167964 | Memory defragmentation in chipcards The basic idea comprised of the present invention is to provide two sets of descriptors having each at least three descriptors and each set is used in an alternating manner for defining the location of source and target of the copy operations which are to be perform... | 01/23/2007 |
| 6772302 | Virtual copy method for data spanning storage boundaries Instant virtual copy operations are adapted for data objects that span storage boundaries such as logical and/or physical DASD subsystems. Initially, a data storage system receives a request to copy a data object contained in the system. The storage system includes ... | 08/03/2004 |
| 6742084 | Caching method for selecting data blocks for removal from cache based on recall probability and size A caching method for selecting variable size data blocks for replacement or removal from a cache includes determining the size and the unreferenced time interval of each block in the cache. The size of a block is the amount of cache space taken up by the block. The ... | 05/25/2004 |
| 6728859 | Programmable page table access An apparatus and method are provided to enable programmable page table accesses in a virtual memory system. The apparatus includes context logic and context configuration logic. The context logic designates an entry within a data structure. The context logic has a p... | 04/27/2004 |
| 6711649 | Load balancing on disk array storage device Load balancing of activities on physical disk storage devices is accomplished by monitoring reading and writing operations to blocks of contiguous storage locations on the physical disk storage devices. A list of exchangeable pairs of blocks is developed based on si... | 03/23/2004 |
| 6691206 | Processor interfacing to memory-centric computing engine Methods and apparatus are disclosed for interfacing a processor bus or CPU to a computation engine to carry out selected tasks with improved efficiency in the computation engine. The computation engine is controlled by an MCC memory-centric controller tha... | 02/10/2004 |
| 6671792 | Share masks and alias for directory coherency A directory tag for each cache line in a memory within a multiprocessor distributed memory system includes a share mask and an alias signature. The share mask is used to keep track of entities of the system that share the cache line, and is encoded into a... | 12/30/2003 |
| 6636934 | Fiber channel port by-pass selector section for dual ported disk drives A data storage system having a plurality of disk drives. Each one has a pair of bi-directional ports. A pair of directors controls the flow of data to and from the disk drives. A first fiber channel port by-pass selector section is provided. The first fib... | 10/21/2003 |
| 6636938 | Sound generator A sound generator, capable of improving a DRAM download speed and reducing power consumption when operating a DRAM download by applying a dedicated download logic, may increase the download speed up to 8 times at the minimum to 62 times at the maximum, an... | 10/21/2003 |
| 6629214 | Extended cache coherency protocol with a persistent "lock acquired" state A multiprocessor data processing system requires careful management to maintain cache coherency. Conventional systems using a MESI approach sacrifice some performance with inefficient lock-acquisition and lock-retention techniques. The disclosed system pr... | 09/30/2003 |
| 6625703 | Verifying primary and backup copies of vital information for a processing system employing a pseudo-fixed reference identifier Verification of a primary or backup copy of vital information of a processing system employs a pseudo-fixed reference identifier, defined as an identifier unlikely to change over the life of the system, and controls which copy of vital information is corr... | 09/23/2003 |
| 6625686 | Multiport memory, data processor and data processing system A multiport memory has a plurality of RAMs and a port expansion unit electrically connected to access ports of the RAMs. The port expansion unit includes an input circuit which allows access control information for activating the RAMs in parallel every me... | 09/23/2003 |
| 6625701 | Extended cache coherency protocol with a modified store instruction lock release indicator A multiprocessor data processing system requires careful management to maintain cache coherency. Conventional systems using a MESI approach sacrifice some performance with inefficient lock-acquisition and lock-retention techniques. The disclosed system pr... | 09/23/2003 |
| 6622204 | Content-addressable memory with cascaded match, read and write logic in a programmable logic device An apparatus comprising one or more memory blocks in a programmable logic device. The memory blocks may be configured as content-addressable memory having arbitrarily adjustable tag and data widths.... | 09/16/2003 |
| 6618796 | Data storage device and control method therefor There is provided a data storage device which reads data from and/or writes data to a memory medium, comprising: an acquisition unit for acquiring management information which is recorded by a predetermined form in said memory; and a controller for conver... | 09/09/2003 |
| 6615308 | Method and apparatus for regulating write burst lengths In one embodiment, monitoring data traffic through a memory controller; and dynamically and automatically selecting a burst length for data transactions through a memory controller in response to the monitored data traffic.... | 09/02/2003 |
| 6615335 | Compressed storage of information Disclosed is a method of compressing information for storage in a fixed size memory. The data items (D(k)) that constitute the information are divided into pieces (D(s,k)) of decreasing significance. For example, the DCT blocks of an image are hierarchica... | 09/02/2003 |
| 6615313 | Disk input/output control device maintaining write data in multiple cache memory modules and method and medium thereof An input/output control device uses all of its cache memory effectively and allows cache memory modules to be added in increments of one. When cache memory included in the input/output control device is operating normally and the input/output control devi... | 09/02/2003 |
| 6615316 | Using hardware counters to estimate cache warmth for process/thread schedulers A method and computer system for estimating cache warmth for thread schedulers in a processor of a multiprocessor system. A mathematical model based upon a Markov Model of queuing theory is used to determine flow probability. The method incorporates data ... | 09/02/2003 |
| 6615328 | Subsystem and method of reorganizing multiplexed data Disk units operable under control of different disk control units hold the same data. Under circumstances in which data is duplexed, when data is duplexed again after data that is generally saved as backup data was accessed for reading and writing, in ord... | 09/02/2003 |
| 6606695 | Method and apparatus for controlling access to storage device The storage regions under command of a storage controller can be simply enabled and disabled to access to by automatically registering connected host computers. Such system can be achieved by taking a step of acquiring N_Port_Name information included in ... | 08/12/2003 |
| 6606697 | Information processing apparatus and memory control method A page table on a main storage contains a correspondence between guest virtual address and a host real address, and a TLB in a processor holds said correspondence calculated by a previous address translation. A PTBR holds a real address of a page table. W... | 08/12/2003 |
| 6606689 | Method and apparatus for pre-caching data in audio memory A video game system includes an audio digital signal processor, a main memory and an audio memory separate from the main memory and storing audio-related data for processing by the audio digital signal processor. Memory access circuitry reads non-audio-re... | 08/12/2003 |
| 6606690 | System and method for accessing a storage area network as network attached storage A method, system, and apparatus for accessing a plurality of storage devices in a storage area network (SAN) as network attached storage (NAS) in a data communication network is described. A SAN server includes a first interface and a second interface. Th... | 08/12/2003 |
| 6606688 | Cache control method and cache controller A cache controller stores pre-set variables for pre-fetch block size and stride value. A cache controller receives an access request for the main memory from the processor, and generates a pre-fetch request based an the access request and the variables. T... | 08/12/2003 |
| 6604178 | Hard disk drive employing neural network for performing expected access time calculations A method and apparatus for calculating an expected access time associated with one of a plurality of disk drive commands employs one or more neural networks. A plurality of disk drive commands received from an external source are stored in a memory, typic... | 08/05/2003 |
| 6604175 | Data cache and method of storing data by assigning each independently cached area in the cache to store data associated with one item type A memory system comprises a memory, a memory controller and a cache. The memory stores a plurality of data packets, which are associated with a plurality of data types. The memory controller receives requests for data packets from a processing unit and pa... | 08/05/2003 |
| 6601145 | Multiprocessor system snoop scheduling mechanism for limited bandwidth snoopers that uses dynamic hardware/software controls A multiprocessor computer system in which snoop operations of the caches are synchronized to allow the issuance of a cache operation during a cycle which is selected based on the particular manner in which the caches have been synchronized. Each cache con... | 07/29/2003 |
| 6601142 | Enhanced fragment cache A method for enhanced fragment caching. The method can include identifying in at least one of first and second retrieved page fragments a variable object utilized by the fragment upon execution to produce dynamic content. Separate cache entries can be wri... | 07/29/2003 |
| 6601148 | Infiniband memory windows management directly in hardware A method, system and program for controlling access to memory areas within a computer are provided. The invention comprises placing a first Bind Work Queue Element (WQE) at the head of a work queue, wherein the first Bind WQE defines parameters associated... | 07/29/2003 |
| 6601136 | Media server system and process having device independent near-online storage support A media server system and process are disclosed that have device independent near-online storage support. A plurality of media assets are stored in online storage, and a plurality of media assets are stored on tertiary storage devices in tertiary storage ... | 07/29/2003 |
| 6601157 | Register addressing There is disclosed a technique for accessing a register file which comprises defining a first register address as a plurality of bits and using said first register address to access said register file generating a second register address by using a sequen... | 07/29/2003 |
| 6601133 | Mailbox for controlling storage subsystem reconfigurations A method balances workloads of storage devices of a storage subsystem. The method includes reading a mailbox to obtain control parameters and collecting historical data on numbers of accesses to storage volumes of the storage devices. The control paramete... | 07/29/2003 |
| 6601158 | Count/address generation circuitry According to one embodiment of the invention, an apparatus that includes a first and second counter both including a count computation circuit and an upper bound circuit. The output of the upper bound circuit of the first counter is coupled to the count c... | 07/29/2003 |
| 6601135 | No-integrity logical volume management method and system A no-integrity management method and system for managing logical volumes of a computer system. The no-integrity refers to the fact that the availability status of each partition within the mirrored logical volumes is not written to a direct access storage... | 07/29/2003 |
| 6598125 | Method for caching information between work sessions A method of caching information between work sessions for future use is described. The method efficiently determines those blocks of information least likely to be required for future use and preferentially discards such blocks from the cache when additio... | 07/22/2003 |
| 6594750 | Method and apparatus for handling an accessed bit in a page table entry A method and apparatus for handling an accessed bit in a page table entry is provided. When a page table entry is not present in a translation lookaside buffer (TLB), an electrical circuit causes a TLB miss exception and branching to a first software exce... | 07/15/2003 |
| 6594723 | Method and apparatus for updating data in nonvolatile memory A computer system includes a Flash or other nonvolatile memory. A program(s) to coordinate data transfers is loaded into a volatile system memory to transfer data from an external device to the Flash memory. The data transferred from the external device t... | 07/15/2003 |
| 6594742 | Cache management via statistically adjusted slot aging The invention features a method and a system for selecting a slot within a memory unit, e.g., cache, for removal. The memory unit is accessible to a plurality of processors, and each slot in the memory unit has a corresponding entry in an age table. Each ... | 07/15/2003 |
| 6594743 | Disk-Cloning method and system for cloning computer data from source disk to target disk A disk-cloning method and system is provided for cloning computer data from a source disk to a target disk. This disk-cloning method and system can be utilized, for example, in the computer assembly line to clone a preselected set of software programs to ... | 07/15/2003 |
