| Patent No. | Patent Title: |
| 8190950 | Dynamic column redundancy replacement |
| 8190953 | Method and system for selecting test vectors in statistical volum... |
| 8190967 | Parity check matrix storing method, block LDPC coding method, and... |
| 8190961 | System and method for using pilot signals in non-volatile memory ... |
| 8176369 | Count data recording device, and method and program for recording... |
| 8176379 | Apparatus and method for processing received data in a broadband ... |
| 8166366 | Partial configuration of programmable circuitry with validation |
| 8161333 | Information processing system |
| 8161338 | Modular compaction of test responses |
| 8156391 | Data controlling in the MBIST chain architecture |
| 8145984 | Reading memory cells using multiple thresholds |
| 8145964 | Scan test circuit and scan test control method |
| 8140921 | System for elevator electronic safety device |
| 8140922 | Method for correlating an error message from a PCI express endpoi... |
| 8140950 | Hybrid automatic repeat request system and method |
| 8139430 | Power-on initialization and test for a cascade interconnect memor... |
| RE43231 | System and method for joint source-channel encoding, with symbol,... |
| 8127190 | Sampling a device bus |
| 8127186 | Methods and apparatus for estimating a position of a stuck-at def... |
| 8122307 | One time programmable memory test structures and methods |
| 8122334 | Parity error detecting circuit and method |
| 8108739 | High-speed testing of integrated devices |
| 8095842 | Random error signal generator |
| 8095836 | Time-based techniques for detecting an imminent read failure in a... |
| 8086924 | Implementing diagnosis of transitional scan chain defects using l... |
| 8082475 | Enhanced microprocessor interconnect with bit shadowing |
| 8082474 | Bit shadowing in a memory system |
| 8069385 | Programmable built-in self-test architecture |
| 8055966 | Built-in-self-repair arrangement for a single multiple-integrated... |
| 8037374 | Communication terminal device and reception environment reporting... |
| 8037370 | Data transmission apparatus with information skew and redundant c... |
| 8037379 | Prediction of impact on post-repair yield resulting from manufact... |
| 8028211 | Look-ahead built-in self tests with temperature elevation of func... |
| 8015458 | Fault isolation in interconnect systems |
| 8015457 | Redundancy circuit and semiconductor memory device |
| 8006149 | System and method for device performance characterization in phys... |
| 7992063 | Control circuit for releasing residual charges |
| 7987401 | System and method for generating self-synchronized launch of last... |
| 7975191 | Nonvolatile memory device comprising a programming and deletion c... |
| 7975192 | Reading memory cells using multiple thresholds |
Bizarre Patents 
PatentStorm News
