| Patent No. | Patent Title: |
| 6148382 | Arrangement for filtering data item updates to reduce the number ... |
| 6081872 | Cache reloading performance improvement through the use of early ... |
| 6012125 | Superscalar microprocessor including a decoded instruction cache ... |
| 5978894 | Method of interprocessor data transfer using a network, virtual ... |
| 5956750 | Apparatus and method for reallocating logical to physical disk de... |
| 5956754 | Dynamic shared user-mode mapping of shared memory |
| 5950225 | Fly-by XOR for generating parity for data gleaned from a bus |
| 5950228 | Variable-grained memory sharing for clusters of symmetric mu... |
| 5950224 | Electrically modifiable non-volatile memory circuit having means ... |
| 5950221 | Variably-sized kernel memory stacks |
| 5946709 | Shared intervention protocol for SMP bus using caches, snooping, ... |
| 5946707 | Interleaved burst XOR using a single memory pointer |
| 5940851 | Method and apparatus for DRAM refresh using master, slave and ... |
| 5940864 | Shared memory-access priorization method for multiprocessors usin... |
| 5924117 | Multi-ported and interleaved cache memory supporting multiple ... |
| 5920883 | Memory device using block write mode, simultaneous column writes ... |
| 5913224 | Programmable cache including a non-lockable data way and a lockab... |
| 5909571 | Clock distribution for processor and host cards |
| 5906002 | Method and apparatus for saving and restoring the context of regi... |
| 5897666 | Generation of unique address alias for memory disambiguation buff... |
| 5897663 | Host I2 C controller for selectively executing current... |
| 5895497 | Microprocessor with pipelining, memory size evaluation, micro-op ... |
| 5895484 | Method and system for speculatively accessing cache memory data w... |
| 5893140 | File server having a file system cache and protocol for truly saf... |
| 5893165 | System and method for parallel execution of memory transactions u... |
| 5893162 | Method and apparatus for allocation and management of shared memo... |
| 5890194 | Method for efficient use of DRAM data and parity areas |
| 5875478 | Computer backup using a file system, network, disk, tape and remo... |
| 5875474 | Method for caching virtual memory paging and disk input/output re... |
| 5875452 | DRAM/SRAM with uniform access time using buffers, write back, add... |
| 5873112 | System and method for encoding data to reduce power and time requ... |
| 5860160 | High speed FIFO mark and retransmit scheme using latches and prec... |
| 5845104 | Method and system for reading data from and writing data to a juk... |
| 5829033 | Optimizing responses in a coherent distributed electronic system ... |
| 5829035 | System and method for preventing stale data in multiple processor... |
| 5829016 | Memory system with multiplexed input-output port and systems and ... |
| 5813027 | Method for storing and transferring wave table audio samples usin... |
| 5812869 | Centralized data communications network method using first- and ... |
| 5809280 | Adaptive ahead FIFO with LRU replacement |
| 5809555 | Method of determining sizes of 1:1 and 2:1 memory interleaving in... |
Did You Know... 
PatentStorm News
