| Patent No. | Patent Title: |
| 7310723 | Methods and systems employing a flag for deferring exception hand... |
| 7290124 | Data processor employing register banks with overflow protection ... |
| 7284115 | Processor which overrides default operand size for implicit stack... |
| 7281119 | Selective vertical and horizontal dependency resolution via split... |
| 7278012 | Method and apparatus for efficiently accessing first and second b... |
| 7272701 | Method and apparatus for limiting ports in a register alias table... |
| 7272703 | Program controlled embedded-DRAM-DSP architecture and methods |
| 7260711 | Single instruction multiple data processing allowing the combinat... |
| 7240185 | Computer system with two debug watch modes for controlling execut... |
| 7237088 | Methods and apparatus for providing context switching between sof... |
| 7237093 | Instruction fetching system in a multithreaded processor utilizin... |
| 7228402 | Predicate register file write by an instruction with a pending in... |
| 7213135 | Method using a dispatch flush in a simultaneous multithread proce... |
| 7203827 | Link and fall-through address formation using a program counter p... |
| 7203825 | Sharing information to reduce redundancy in hybrid branch predict... |
| 7200740 | Apparatus and method for speculatively performing a return instru... |
| 7191310 | Parallel processor and image processing apparatus adapted for non... |
| 7191315 | Method and system for tracking and recycling physical register as... |
| 7181595 | Method for decoding composite VLIW packets utilizing a tree struc... |
| 7171546 | CPU life-extension apparatus and method |
| 7171543 | Method and apparatus for executing a 32-bit application by confin... |
| 7149880 | Method and apparatus for instruction pointer storage element conf... |
| 7149883 | Method and apparatus selectively to advance a write pointer for a... |
| 7146489 | Methods for intelligent caching in an embedded DRAM-DSP architect... |
| 7134004 | Processing device for buffering sequential and target sequences a... |
| 7124281 | Processing system having sequential address indicator signals |
| 7114058 | Method and apparatus for forming and dispatching instruction grou... |
| 7111152 | Computer system that operates in VLIW and superscalar modes and h... |
| 7093109 | Network processor which makes thread execution control decisions ... |
| 7093105 | Method and apparatus for determining availability of a queue to w... |
| 7082516 | Aligning instructions using a variable width alignment engine hav... |
| 7076636 | Data storage system having an improved memory circuit board confi... |
| 7069426 | Branch predictor with saturating counter and local branch history... |
| 7047398 | Analyzing instruction completion delays in a processor |
| 7039790 | Very long instruction word microprocessor with execution packet s... |
| 7039795 | System and method for using a two-stage multiplexing architecture... |
| 7032104 | Configurable hardware register stack for CPU architectures |
| 6988185 | Select-free dynamic instruction scheduling |
| 6988190 | Method of an address trace cache storing loop control information... |
| 6973563 | Microprocessor including return prediction unit configured to det... |
Quotables 
PatentStorm News
