| Patent No. | Patent Title: |
| 7461117 | Floating point unit with fused multiply add and method for calcul... |
| 7461112 | Signal processor, signal processing method, signal processing pro... |
| 7461111 | Method of uniforming physical random number and physical number g... |
| 7461105 | Data entry method and apparatus |
| 7461109 | Method and apparatus for providing packed shift operations in a p... |
| 7457836 | Bi-quad digital filter configured with a bit binary rate multipli... |
| 7454453 | Methods, systems, and computer program products for parallel corr... |
| 7454455 | Apparatus, and system, for efficient and reliable computation of ... |
| 7451172 | Handling denormal floating point operands when result must be nor... |
| 7451170 | Rapid and low cost of inverse discrete cosine transform system an... |
| 7451169 | Method and apparatus for providing packed shift operations in a p... |
| 7451173 | Fast combinatorial algorithm for the solution of linearly constra... |
| 7447724 | Error function calculation device and error function calculation ... |
| 7447716 | Data coding method and corresponding data processing unit having ... |
| 7447727 | Recursive carry-select topology in incrementer designs |
| 7447726 | Polynomial and integer multiplication |
| 7444365 | Non-linear digital rank filtering of input signal values |
| 7440991 | Digital circuit |
| 7440988 | System and method for dynamic weight processing |
| 7437400 | Data processing apparatus and method for performing floating poin... |
| 7437393 | Signal processing apparatus, non-integer divider, and fractional ... |
| 7437396 | Apparatus and method for generating transforms |
| 7437401 | Multiplier-accumulator block mode splitting |
| 7433912 | Multiplier structure supporting different precision multiplicatio... |
| 7433911 | Data processing apparatus and method for performing floating poin... |
| 7433910 | Method and apparatus for the parallel correlator and applications... |
| 7433907 | Signal analyzing method, signal synthesizing method of complex ex... |
| 7430578 | Method and apparatus for performing multiply-add operations on pa... |
| 7430573 | Processor |
| 7428566 | Multipurpose functional unit with multiply-add and format convers... |
| 7428562 | Self-authenticating quantum random number generator |
| 7424500 | Random number generator with ring oscillation circuit |
| 7424502 | Non-uniform filter bank implementation |
| 7421465 | Arithmetic early bypass |
| 7418467 | Micro-programmable digital filter |
| 7415493 | Asynchronous sampling rate conversion |
| 7412475 | Error detecting arithmetic circuits using hexadecimal digital roo... |
| 7406494 | Method of generating a cycle-efficient bit-reverse index array fo... |
| 7406492 | Digital filter combination for interpolation |
| 7401106 | Maximum change data pattern |
Did You Know... 
PatentStorm News
