| Patent No. | Patent Title: |
| 8190666 | Random number generation device and vehicle control device |
| 8176111 | Low latency floating-point divider |
| 8171069 | Streaming digital data filter |
| 8166092 | Arithmetic device for performing division or square root operatio... |
| 8166091 | Floating-point fused dot-product unit |
| 8161091 | Method for performing decimal floating point addition |
| 8161090 | Floating-point fused add-subtract unit |
| 8150899 | Method for finding minimal signed digit with variable multi-bit c... |
| 8150901 | Integrated conversion method and apparatus |
| 8150903 | Reconfigurable arithmetic unit and high-efficiency processor havi... |
| 8145694 | Fast Fourier transformation circuit |
| 8140605 | Electronic date calculator |
| 8140606 | Method and apparatus for a fail safe fourier transform matrix |
| 8140607 | Method for providing a decimal multiply algorithm using a double ... |
| 8131789 | True random number generator |
| 8131791 | Decision feedback equalizer having parallel processing architectu... |
| 8131793 | Efficient angle rotator configured for dynamic adjustment |
| 8126955 | N bit adder and the corresponding adding method |
| 8126954 | Method and system for avoiding underflow in a floating-point oper... |
| 8122079 | Event counter |
| 8103712 | Method for performing a division operation in a system |
| 8095585 | Efficient implementation of multidimensional fast fourier transfo... |
| 8086655 | Methods and apparatus for perturbing an evolving data stream for ... |
| 8086656 | System and method for efficient basis conversion |
| 8078660 | Bridge fused multiply-adder circuit |
| 8078658 | ASCII to binary decimal integer conversion in a vector processor |
| 8078659 | Reduction of digital filter delay |
| 8078662 | Multiplier product generation based on encoded data from addressa... |
| 8073891 | Method for implementing montgomery modular multiplication and dev... |
| 8069197 | Method and apparatus for periodic noise suppression in transient ... |
| 8060544 | Representation of data transformation processes for parallelizati... |
| 8055697 | Method and device for dynamically verifying a processor architect... |
| 8051122 | SIMD arithmetic device capable of high-speed computing |
| 8051120 | Circuit and design structure for a streaming digital data filter |
| 8046401 | Canonical signed digit multiplier |
| 8046395 | Normalization processing apparatus |
| 8046400 | Apparatus and method for optimizing the performance of x87 floati... |
| 8037116 | Method and system for optimizing floating point conversion betwee... |
| 8037118 | Three-path fused multiply-adder circuit |
| 8032576 | Fast fourier transform circuit and fast fourier transform method |
Celebrity Inventors 
PatentStorm News
