| Patent No. | Patent Title: |
| 6046476 | SOI input protection circuit |
| 5905291 | MISFET semiconductor integrated circuit device |
| 5880527 | Contact structure for semiconductor device |
| 5874773 | Lead frame having a supporting pad with a plurality of slits arra... |
| 5869859 | DRAM capacitor having lower electrode and dielectric layer of sam... |
| 5869899 | High density interconnect substrate and method of manufacturing s... |
| 5866924 | Method and apparatus for routing a clock tree in an integrated ci... |
| 5861659 | Semiconductor device |
| 5861679 | Pattern and method for measuring alignment error |
| 5859448 | Alternative silicon chip geometries for integrated circuits |
| 5859466 | Semiconductor device having a field-shield device isolation struc... |
| 5856693 | Semiconductor integrated circuit device containing MOS protection... |
| 5856691 | Element-to-element interconnection in semiconductor device |
| 5854499 | Ferroelectric film capacitor with intergranular insulation |
| 5854496 | Hydrogen-terminated diamond misfet and its manufacturing method |
| 5854501 | Floating gate semiconductor device having a portion formed with a... |
| 5852307 | Semiconductor device with capacitor |
| 5852313 | Flash memory cell structure having a high gate-coupling coefficie... |
| 5850090 | Dynamic semiconductor memory device on SOI substrate |
| 5844258 | Emitter switched thyristor |
| 5838055 | Trench sidewall patterned by vapor phase etching |
| 5834847 | Completely buried contact holes |
| 5825076 | Integrated circuit non-etch technique for forming vias in a ... |
| 5821573 | Field effect transistor having an arched gate and manufacturing m... |
| 5821565 | Thin film transistor structure having increased on-current |
| 5818084 | Pseudo-Schottky diode |
| 5808353 | Radiation hardened dielectric for EEPROM |
| 5808351 | Programmable/reprogramable structure using fuses and antifuses |
| 5804867 | Thermally balanced radio frequency power transistor |
| 5801407 | Semiconductor integrated circuit using standardized analog cells |
| 5801416 | FET having gate insulating film of nonuniform thickness and asymm... |
| 5798541 | Standard semiconductor cell with contoured cell boundary to incre... |
| 5789792 | Isolation trench structures protruding above a substrate surface |
| 5789793 | Dielectrically isolated well structures |
| 5786613 | Integrated overvoltage protection device having electrodes separa... |
| 5783850 | Undoped polysilicon gate process for NMOS ESD protection circuits |
| 5780884 | Amplication type solid-state imaging device |
| 5780878 | Lateral gate, vertical drift region transistor |
| 5777351 | Compression bonded type semiconductor element and semiconductor d... |
| 5777365 | Semiconductor device having a silicon-on-insulator structure |
Bizarre Patents 
PatentStorm News
