| Patent No. | Patent Title: |
| 8131980 | Structure for dynamic livelock resolution with variable delay mem... |
| 8086824 | Stream processing system having a reconfigurable memory module |
| 8001506 | SIMD image forming apparatus for minimizing wiring distance betwe... |
| 7831808 | Queue design system supporting dependency checking and issue for ... |
| 7774580 | Array processor having reconfigurable data transfer capabilities |
| 7730291 | Symmetric multiprocessor operating system for execution on non-in... |
| 7725697 | Symmetric multiprocessor operating system for execution on non-in... |
| 7716460 | Effective use of a BHT in processor having variable length instru... |
| 7698538 | Method and apparatus for downloading program by using hand shakin... |
| 7685410 | Redirect recovery cache that receives branch misprediction redire... |
| 7676664 | Symmetric multiprocessor operating system for execution on non-in... |
| 7676660 | System, method, and computer program product for conditionally su... |
| 7676652 | Executing variable length instructions stored within a plurality ... |
| 7647487 | Instruction-associated processor resource optimization |
| 7631172 | Apparatus and method for selectively overriding return stack pred... |
| 7627739 | Optimization of a hardware resource shared by a multiprocessor |
| 7620799 | Using a modified value GPR to enhance lookahead prefetch |
| 7613906 | Advanced load value check enhancement |
| 7613911 | Prefetching exception vectors by early lookup exception vectors w... |
| 7603541 | Array synchronization with counters |
| 7594100 | Efficient store queue architecture |
| 7594095 | Multithreaded SIMD parallel processor with launching of groups of... |
| 7587580 | Power efficient instruction prefetch mechanism |
| 7581085 | Fast stub and frame technology for virtual machine optimization |
| 7558943 | Processing unit for broadcast parallel processing |
| 7543136 | System and method for managing divergent threads using synchroniz... |
| 7539852 | Processor resource management |
| 7536535 | Self-timed processor |
| 7533250 | Automatic operand load, modify and store |
| 7533247 | Operation frame filtering, building, and execution |
| 7529912 | Apparatus and method for instruction-level specification of float... |
| 7529911 | Hardware-based technique for improving the effectiveness of prefe... |
| 7516303 | Field programmable gate array and microcontroller system-on-a-chi... |
| 7516301 | Multiprocessor computing systems with heterogeneous processors |
| 7516304 | Parsing-enhancement facility |
| 7506140 | Return data selector employing barrel-incrementer-based round-rob... |
| 7500085 | Identifying code for compilation |
| 7496736 | Method of efficient digital processing of multi-dimensional data |
| 7496735 | Method and apparatus for incremental commitment to architectural ... |
| 7493479 | Method and apparatus for event detection for multiple instruction... |
Bizarre Patents 
PatentStorm News
