| Patent No. | Patent Title: |
| 7272620 | Frequency divider with low harmonics |
| 7269615 | Reconfigurable input Galois field linear transformer system |
| 7257608 | Apparatus and method for outputting sequence of vectors, data rec... |
| 7240082 | Method for processing efficiency in a pipeline architecture |
| 7233963 | Systems and methods for diffusing clipping error |
| 7231414 | Apparatus and method for performing addition of PKG recoded numbe... |
| 7222145 | Method and apparatus for solving systems of equations in fixed-po... |
| 7219114 | Fast approximation to the spherical linear interpolation function |
| 7219115 | Method for stable and accurate solution for an ill-conditioned sy... |
| 7219119 | Procedure for computing the Cholesky decomposition in a parallel ... |
| 7216140 | Efficient implementation of n-point DCT, n-point IDCT, SA-DCT and... |
| 7206798 | Apparatus and method for programmable dual stage digital filter |
| 7206800 | Overflow detection and clamping with parallel operand processing ... |
| 7206802 | Hybrid carry look ahead/carry select adder including carry logic ... |
| 7203718 | Apparatus and method for angle rotation |
| 7203714 | Logic circuit |
| 7203716 | Method and apparatus for fast interpolation of multi-dimensional ... |
| 7194500 | Scalable gray code counter |
| 7191203 | Method and system for high-speed multiplication |
| 7188134 | High-performance adder |
| 7185036 | Look up table based upsampling and digital filtering |
| 7177889 | Methods and systems for efficient filtering of digital signals |
| 7171435 | Circuits, systems, and methods implementing approximations for lo... |
| 7167884 | Multistage median cascaded canceller |
| 7162506 | Integrated circuit with mode control for selecting settled and un... |
| 7152084 | Parallelized infinite impulse response (IIR) and integrator filte... |
| 7152081 | Methods for efficient filtering of data |
| 7149764 | Random number generator bit string filter |
| 7130876 | Systems and methods for efficient quantization |
| 7124160 | Processing architecture having parallel arithmetic capability |
| 7113967 | Efficient quantum computing operations |
| 7111028 | Data conversion method, a data conversion circuit and a data conv... |
| 7107302 | Finite impulse response filter algorithm for implementation on di... |
| 7107305 | Multiply-accumulate (MAC) unit for single-instruction/multiple-da... |
| 7107300 | Circuits, systems, and methods implementing approximations for in... |
| 7099907 | Fir filter and ramp-up/-down control circuit using the same |
| 7096244 | Digital filter and reference signal cancelling device and method ... |
| 7096239 | Trigonometry calculator |
| 7089274 | Method and an electrical device for efficient generation of multi... |
| 7085796 | Dynamic adder with reduced logic |