| Patent No. | Patent Title: |
| 5452437 | Methods of debugging multiprocessor system |
| 5450419 | Error checking apparatus and method for a serial signal transmiss... |
| 5432926 | Method and apparatus for improving database reliability and respo... |
| 5426646 | Instantaneous bit-error-rate meter |
| 5423029 | Circuit and method for testing direct memory access circuitry |
| 5423025 | Error handling mechanism for a controller having a plurality of s... |
| 5421004 | Hierarchical testing environment |
| 5418941 | Method and apparatus for a dynamic application test facility |
| 5418940 | Method and means for detecting partial page writes and avoiding ... |
| 5416921 | Apparatus and accompanying method for use in a sysplex environmen... |
| 5416785 | Data communication apparatus having memory control in an error ... |
| 5414833 | Network security system and method using a parallel finite state ... |
| 5410546 | Apparatus and method for CRC computation over fixed length blocks... |
| 5410686 | Methods for scan path debugging |
| 5406564 | Communication line backup system |
| 5406565 | Memory array of integrated circuits capable of replacing faulty c... |
| 5404498 | Voltage setting apparatus in a multiplex transmission system |
| 5404502 | Error-detection in database update processes |
| 5404361 | Method and apparatus for ensuring data integrity in a dynamically... |
| 5402426 | Method and arrangement for checking the observance of prescribed ... |
| 5398250 | Circuit for testing circuit blocks controlled by microinstruction... |
| 5398253 | Storage unit generation of redundancy information in a redundant ... |
| 5396505 | Programmable error-checking matrix for digital communication syst... |
| 5396618 | Self-diagnosing method for digital signal processing system |
| 5396619 | System and method for testing and remapping base memory for memor... |
| 5396503 | Method and system for communicating data |
| 5396498 | Integrated circuit with peripheral test controller |
| 5392292 | Configurable spare memory chips |
| 5390326 | Local area network with fault detection and recovery |
| 5390187 | On-line reconstruction of a failed redundant array system |
| 5390327 | Method for on-line reorganization of the data on a RAID-4 or RAID... |
| 5390192 | High-speed pattern generator |
| 5388105 | Method of recording/reproducing optical disk data |
| 5386550 | Pseudo-LSI device and debugging system incorporating same |
| 5384792 | Uninterruptible power supply |
| 5384786 | Fast and efficient circuit for identifying errors introduced in ... |
| 5384783 | Network system and line switching method used therein |
| 5383201 | Method and apparatus for locating source of error in high-speed ... |
| 5381422 | Device for correcting code error |
| 5381544 | Copyback memory system and cache memory controller which permits ... |
Bizarre Patents 
PatentStorm News
