| Patent No. | Patent Title: |
| 5418174 | Method of forming radiation hard integrated circuits |
| 5416039 | Method of making BiCDMOS structures |
| 5407849 | CMOS process and circuit including zero threshold transistors |
| 5401686 | Method of uniformly diffusing impurities into semiconductor wafer... |
| 5399525 | Process for manufacturing integrated circuits with very narrow el... |
| 5393684 | Method of making thin oxide portions particularly in electrically... |
| 5391505 | Active device constructed in opening formed in insulation layer a... |
| 5384280 | Method of manufacturing a semiconductor device isolated by a tren... |
| 5362660 | Method of making a thin film transistor structure with improved ... |
| 5362685 | Method for achieving a high quality thin oxide in integrated circ... |
| 5350704 | Method of making adaptive configurable gate array by using a plur... |
| 5348897 | Transistor fabrication methods using overlapping masks |
| 5340770 | Method of making a shallow junction by using first and second SOG... |
| 5340772 | Method of increasing the layout efficiency of dies on a wafer and... |
| 5332681 | Method of making a semiconductor device by forming a nanochannel ... |
| 5330614 | Manufacturing method of a capacitor having a storage electrode wh... |
| 5322813 | Method of making supersaturated rare earth doped semiconductor la... |
| 5316969 | Method of shallow junction formation in semiconductor devices usi... |
| 5310698 | Process for producing an arsenic-doped smooth polycrystalline sil... |
| 5308440 | Method of making semiconductor device with air-bridge interconnec... |
| 5306390 | Method of manufacturing a semiconductor device using an implantat... |
| 5302543 | Method of making a charge coupled device |
| 5302544 | Method of making CCD having a single level electrode of single ... |
| 5300454 | Method for forming doped regions within a semiconductor substrate |
| 5298435 | Application of electronic properties of germanium to inhibit n-ty... |
| 5298459 | Method of manufacturing semiconductor device terminal having a go... |
| 5298448 | Method of making two-phase buried channel planar gate CCD |
| 5296408 | Fabrication method for vacuum microelectronic devices |
| 5292671 | Method of manufacture for semiconductor device by forming deep an... |
| 5292682 | Method of making two-phase charge coupled device |
| 5290713 | Process of manufacturing a semiconductor device by using a photor... |
| 5290729 | Stacked type capacitor having a dielectric film formed on a rough... |
| 5290719 | Method of making complementary heterostructure field effect trans... |
| 5290721 | Method of making a stacked semiconductor nonvolatile memory devic... |
| 5286340 | Process for controlling silicon etching by atomic hydrogen |
| 5286669 | Solid-state imaging device and method of manufacturing the same |
| 5284793 | Method of manufacturing radiation resistant semiconductor device |
| 5284795 | Thermal annealing of semiconductor devices |
| 5279987 | Fabricating planar complementary patterned subcollectors with sil... |
| 5279981 | Method of reducing the trap density of an oxide film for applicat... |
Quotables 
PatentStorm News
