| Patent No. | Patent Title: |
| 7451300 | Explicit control of speculation |
| 7444497 | Managing external memory updates for fault detection in redundant... |
| 7441107 | Utilizing an advanced load address table for memory disambiguatio... |
| 7434038 | Microprocessor arrangement for updating flag bits for security pu... |
| 7430654 | Dynamic instruction dependency monitor and control system |
| 7406585 | Data processing system having an external instruction set and an ... |
| 7401210 | Selecting subroutine return mechanisms |
| 7386709 | Controlling execution of a block of program instructions within a... |
| 7383423 | Shared resources in a chip multiprocessor |
| 7383421 | Cellular engine for a data processing system |
| 7370177 | Mechanism for avoiding check stops in speculative accesses while ... |
| 7366885 | Method for optimizing loop control of microcoded instructions |
| 7366875 | Method and apparatus for an efficient multi-path trace cache desi... |
| 7363477 | Method and apparatus to reduce misprediction penalty by exploitin... |
| 7363470 | System and method to prevent in-flight instances of operations fr... |
| 7360061 | Program instruction decompression and compression techniques |
| 7356672 | Warp processor for dynamic hardware/software partitioning |
| 7346759 | Decoder interface |
| 7346763 | Processor instruction with repeated execution code |
| 7337304 | Processor for executing instruction control in accordance with dy... |
| 7308558 | Multiprocessor data processing system having scalable data interc... |
| 7293158 | Systems and methods for implementing counters in a network proces... |
| 7284113 | Synchronous periodical orthogonal data converter |
| 7269716 | Processor to efficiently rename decoded condition codes and instr... |
| 7269712 | Thread selection for fetching instructions for pipeline multi-thr... |
| 7266619 | Framework for high-performance hardware abstraction |
| 7266673 | Speculation pointers to identify data-speculative operations in m... |
| 7149877 | Byte execution unit for carrying out byte instructions in a proce... |
| 7146486 | SIMD processor with scalar arithmetic logic units |
| 7062684 | Enabling tracing of a repeat instruction |
Bizarre Patents 
PatentStorm News
