| Patent No. | Patent Title: |
| 8176298 | Multi-core multi-threaded processing systems with instruction reo... |
| 8166280 | Microprocessor for executing byte compiled JAVA code |
| 8151093 | Software programmable hardware state machines |
| 8117423 | Pipeline replay support for multicycle operations |
| 8117364 | Enhanced protocol and architecture for low bandwidth force feedba... |
| 8099587 | Compressing and accessing a microcode ROM |
| 8099584 | Methods for scalably exploiting parallelism in a parallel process... |
| 8090932 | Communication bus with hidden pre-fetch registers |
| 8086829 | Method and apparatus for processing data related to handling inte... |
| 8078853 | Explicit control of speculation |
| 8074056 | Variable length pipeline processor architecture |
| 8046567 | Multi-threaded processor architecture |
| 8032735 | Load/move duplicate instructions for a processor |
| 7996660 | Software controlled CPU pipeline protection |
| 7685403 | Pipeline replay support for multi-cycle operations |
| 7496902 | Data and instruction address compression |
| 7478184 | Integrated circuit device including processor selection in a mult... |
| 7472263 | Method and apparatus for prediction handling multiple branches si... |
| 7472256 | Software value prediction using pendency records of predicted pre... |
Quotables 
PatentStorm News
