| Patent No. | Patent Title: |
| 5907672 | System for backing up computer disk volumes with error remapping ... |
| 5897655 | System and method for cache replacement within a cache set based ... |
| 5893163 | Method and system for allocating data among cache memories within... |
| 5848246 | Object-oriented system, method and article of manufacture for a ... |
| 5778407 | Methods and apparatus for determining operating characteristics o... |
| 5742443 | Method and apparatus for data placement of continuous media to ut... |
| 5737637 | System for control of data I/O transfer based on cycle count in a... |
| 5687183 | Memory access system with overwrite prevention for overlapping wr... |
| 5685010 | Data transfer control device for controlling data transfer betwee... |
| 5682516 | Computer system that maintains system wide cache coherency during... |
| 5671444 | Methods and apparatus for caching data in a non-blocking manner u... |
| 5671384 | Work station with a DMA controller having extended addressing cap... |
| 5671392 | Memory device circuit and method for concurrently addressing colu... |
| 5657469 | Selective access to divided word line segments in cache memory |
| 5625797 | Automatic optimization of a compiled memory structure based on us... |
| 5612834 | Servo burst controller for a magnetic disk |
| 5606679 | Method for optimal retrieval of non-volume-specific data |
| 5604917 | IC memory card having masking function for preventing writing of ... |
| 5596739 | Method and apparatus for detecting memory segment violations in a... |
| 5592348 | Method and structure for locating and skipping over servo bursts ... |
| 5592649 | RAM control method and apparatus for presetting RAM access modes |
| 5592648 | Method for developing physical disk drive specific commands from ... |
| 5590379 | Method and apparatus for cache memory access with separate fetch ... |
| 5588138 | Dynamic partitioning of memory into central and peripheral subreg... |
| 5584010 | Direct memory access control device and method in a multiprocesso... |
| 5581737 | Method and apparatus for expansion, contraction, and reapportionm... |
| 5579508 | Main memory managing method and apparatus in which main memory is... |
| 5559986 | Interleaved cache for multiple accesses per clock cycle in a ... |
| 5551001 | Master-slave cache system for instruction and data cache memories |
| 5551009 | Expandable high performance FIFO design which includes memory cel... |
| 5546343 | Method and apparatus for a single instruction operating multiple ... |
| 5546536 | Log for selective management of specific address in a shadow stor... |
| 5544340 | Method and system for controlling cache memory with a storage buf... |
| 5539916 | DMA control for continuing transfer to input/output device in a c... |
| 5539897 | Buffer memory management with register list to provide an ordered... |
| 5539919 | Microcomputer having function to specify functional block having ... |
| 5537635 | Method and system for assignment of reclaim vectors in a partitio... |
| 5535367 | Demultiplexing initialization data to be transferred to memory th... |
| 5524228 | Memory control circuit for reducing the number of row address sig... |
| 5522064 | Data processing apparatus for dynamically setting timings in a dy... |