| Patent No. | Patent Title: |
| 7408809 | Method and apparatus for programming single-poly pFET-based nonvo... |
| 7405995 | Semiconductor storage device |
| 6731539 | Memory with offset bank select cells at opposite ends of buried d... |
| 6693845 | Semiconductor device having PLL-circuit |
| 6693815 | Semiconductor associative memory |
| 6690614 | Semiconductor integrated circuit device |
| 6687170 | System and method for storing parity information in fuses |
| 6639818 | Differential non-volatile content addressable memory cell and arr... |
| 6608788 | Bitline precharge |
| 6606277 | Semiconductor memory device |
| 6603676 | Method of managing optical disk drive parameters |
| 6597596 | Content addressable memory having cascaded sub-entry architecture |
| 6597618 | Magnetic tunnel junction magnetic random access memory |
| 6594178 | Method for optimizing distribution profile of cell threshold volt... |
| 6594185 | Write-inhibit circuit, semiconductor integrated circuit using the... |
| 6594193 | Charge pump for negative differential resistance transistor |
| 6590807 | Method for reading a structural phase-change memory |
| 6590813 | Semiconductor memory and method of controlling the same |
| 6590810 | Source biasing circuit for flash EEPROM |
| 6587376 | Flash memory cell for high efficiency programming |
| 6587364 | System and method for increasing performance in a compilable read... |
| 6587386 | Semiconductor memory having multiple redundant columns with offse... |
| 6584020 | Semiconductor memory device having intermediate voltage generatin... |
| 6584010 | Selective device coupling |
| 6584035 | Supply noise reduction in memory device column selection |
| 6584025 | Read compression in a memory |
| 6580651 | Reduced power bit line selection in memory circuits |
| 6580637 | Semiconductor memory architecture |
| 6577525 | Sensing method and apparatus for resistance memory device |
| 6577537 | Flash memory cell for high efficiency programming |
| 6577531 | Nonvolatile memory and semiconductor device |
| 6577553 | Semiconductor memory device |
| 6577535 | Method and system for distributed power generation in multi-chip ... |
| 6577546 | Semiconductor integrated circuit and operating method |
| 6574138 | Memory cell configuration and method for operating the configurat... |
| 6574142 | Integrated circuit with flash memory |
| 6570803 | Memory system capable of increasing utilization efficiency of sem... |
| 6570795 | Defective memory component of a memory device used to represent a... |
| 6570807 | Intermediate boosted array voltage |
| 6570810 | Contactless flash memory with buried diffusion bit/virtual ground... |