| Patent No. | Patent Title: |
| 5963598 | Symbol decoder |
| 5949833 | Method and apparatus to implement antenna diversity for direct se... |
| 5901188 | Method of and apparatus for RDS phase synchronization on the rece... |
| 5898740 | Power control method in a cellular communication system, and a re... |
| 5870427 | Method for multi-mode handoff using preliminary time alignment of... |
| 5838744 | High speed modem and method having jitter-free timing recovery |
| 5825819 | Asymmetrical digital subscriber line (ADSL) line driver circuit |
| 5825811 | Method and apparatus for facilitating inbound channel access |
| 5822365 | Variable correlator |
| 5822366 | Transceiver and method for generating and processing complex I/Q-... |
| 5818877 | Method for reducing storage requirements for grouped data values |
| 5818878 | Method and apparatus for decoding a diphase-coded digital signal |
| 5818872 | Timing offset error extraction method and apparatus |
| 5815532 | Method and apparatus for peak-to-average ratio control in an ampl... |
| 5812601 | Coding for higher-level modulation |
| 5812593 | De-spread code phase detection apparatus in spread spectrum type ... |
| 5809059 | Method and apparatus for spread spectrum channel assignment |
| 5809062 | Ambiguity resolution system in direct sequence spread spectrum ... |
| 5809095 | Synchronous signal output circuit |
| 5809070 | High speed data communications using multiple low speed modems |
| 5809077 | Circuit for signal-transmitting connection of data networks |
| 5809089 | Receiving unit, soft information data processor and decoding meth... |
| 5805636 | Method and apparatus for simultaneous voice, data, and video ... |
| 5805632 | Bit rate doubler for serial data transmission or storage |
| 5802124 | Systems and methods for transmitting data within a computer syste... |
| 5802121 | Synchronization device for digital communications |
| 5799047 | Carrier synchronization unit and synchronization method |
| 5799051 | Delay stage circuitry for a ring oscillator |
| 5799042 | Wireless digital communication system, a radio apparatus, a digit... |
| 5796793 | Hierarchical synchronization method |
| 5796786 | Phase error detecting method and phase tracking loop circuit |
| 5796776 | Code sequence generator in a CDMA modem |
| 5793817 | DC offset reduction in a transmitter |
| 5793824 | Digital phase locked loop having adaptive bandwidth for pulse stu... |
| 5790592 | Terminal of a code division multiple access cellular communicatio... |
| 5790606 | Joint demodulation using spatial maximum likelihood |
| 5790609 | Apparatus for cleanly switching between various clock sources in ... |
| 5790601 | Low cost very small aperture satellite terminal |
| 5787124 | Quadrature detector and amplitude error correction method for qua... |
| 5787122 | Method and apparatus for transmitting/receiving, encoded data as ... |
Bizarre Patents 
PatentStorm News
