| Patent No. | Patent Title: |
| 7730336 | Device having multiple graphics subsystems and reduced power cons... |
| 7617408 | System and method for providing accurate time generation in a com... |
| 7613942 | Power mode transition in multi-threshold complementary metal oxid... |
| 7610479 | Computing device method that presents as a single file system ope... |
| 7610480 | System and method for controlling boot-up process in a communicat... |
| 7607004 | System and method for surely but conveniently causing reset of a ... |
| 7581120 | System and method for providing multi-point calibration of an ada... |
| 7571331 | Means for preventing unintended powering of a first power over Et... |
| 7571336 | Method and system for enhancing safety with medical peripheral de... |
| 7571337 | Integrated circuits and methods with transmit-side data bus deske... |
| 7558949 | Data processing apparatus and control method for verifying that v... |
| 7555660 | Electric-power management of at least one image forming apparatus... |
| 7555661 | Power management in digital receivers that adjusts at least one a... |
| 7552346 | Dynamically adapting software for reducing a thermal state of a p... |
| 7546449 | Computer architecture with multiple operating systems using a com... |
| 7543161 | Method and apparatus for tracking variable speed microprocessor p... |
| 7539887 | Physical layer device and power-saving method for physical layer ... |
| 7536577 | Calibration technique for power measurement and management over m... |
| 7529951 | Memory subsystem voltage control and method that reprograms a pre... |
| 7529952 | Processing method and system for resetting system power state aft... |
| 7523334 | Wake-up system for stations associated for implementing at least ... |
| 7523330 | Thread-based clock enabling in a multi-threaded processor |
| 7523336 | Controlled power sequencing for independent logic circuits that t... |
| 7523299 | Method and system for modifying operation of ROM based boot code ... |
| 7523335 | Job processing apparatus with power sequence responsive to detect... |
| 7523337 | Power delivery system in which power supply and load exchange pow... |
| 7516316 | Method for loading configuration data onto a non-volatile memory ... |
| 7512778 | Method for sharing host processor for non-operating system uses b... |
| 7512823 | Semiconductor device with reduced power consumption that selectiv... |
| 7496747 | Redundant link mezzanine daughter card |
| 7493509 | Intra-pair differential skew compensation method and apparatus fo... |
| 7487374 | Dynamic power and clock-gating method and circuitry with sleep mo... |
| 7478254 | Switching power supply device with power on from standby sequence... |
| 7475266 | Image capturing apparatus that performs dynamic frequency control... |
| 7469354 | Circuit including a deskew circuit for asymmetrically delaying ri... |
| 7469335 | Power-on method for computer system that copies BIOS into cache m... |
| 7464279 | Pre-activation of network devices |
| 7464285 | Controlling an accumulation of timing errors in a synchronous sys... |
| 7464283 | System and method for producing precision timing signals by contr... |
| 7457977 | Synchronization of firmware signal updates to regular clock frequ... |
Bizarre Patents 
PatentStorm News
