| Patent No. | Patent Title: |
| 7715950 | Non-inverter based distributed energy resource for use in a dynam... |
| 7555358 | Process and method for continuous, non lot-based integrated circu... |
| 5970226 | Method of non-intrusive testing for a process control interface s... |
| 5819025 | Method of testing interconnections between integrated circuits in... |
| 5781721 | Method and apparatus for testing cache RAM residing on a micropro... |
| 5764877 | Media recovery with time-split B-trees |
| 5754757 | Efficient schemes for constructing reliable computing nodes in ... |
| 5717705 | Image processing apparatus |
| 5701408 | Method for testing computer operating or application programming ... |
| 5701309 | Automated test equipment digital tester expansion apparatus |
| 5699504 | Multiprocessor system formed of a plurality of duplex processors |
| 5687312 | Method and apparatus for processor emulation |
| 5680404 | Cycling error count for link maintenance |
| 5680544 | Method for testing an on-chip cache for repair |
| 5680538 | System and method for maintaining a minimum quality of service du... |
| 5675728 | Apparatus and method identifying false timing paths in digital ci... |
| 5675587 | Preset virtual path determining method and device in ATM exchange... |
| 5675730 | Method and apparatus for extensible type-specific data presentati... |
| 5675723 | Multi-server fault tolerance using in-band signalling |
| 5673388 | Memory testing in a multiple processor computer system |
| 5673381 | System and parallel streaming and data stripping to back-up a net... |
| 5673391 | Hardware retry trap for millicoded processor |
| 5673274 | Test method for semiconductor device |
| 5668945 | Data security apparatus and method |
| 5666480 | Fault-tolerant hierarchical bus system and method of operating sa... |
| 5664093 | System and method for managing faults in a distributed system |
| 5661734 | Trellis coded FM digital communications system and method |
| 5659679 | Method and apparatus for providing breakpoints on taken jumps and... |
| 5657442 | Apparatus and method for debugging electronic components through ... |
| 5642481 | Method and system for validating a memory window in system addres... |
| 5634096 | Using virtual disks for disk system checkpointing |
| 5633881 | Trellis encoder and decoder based upon punctured rate 1/2 convolu... |
| 5630051 | Method and apparatus for merging hierarchical test subsequence an... |
| 5629950 | Fault management scheme for a cache memory |
| 5627964 | Reduce or fail-safe bootstrapping of a system having a graphical ... |
| 5623600 | Virus detection and removal apparatus for computer networks |
| 5623594 | Embedded thermistor for on-board thermal monitoring of electrical... |
| 5621884 | Distributed data access system including a plurality of database ... |
| 5621885 | System and method for providing a fault tolerant computer program... |
| 5615333 | Integration testing method for object-oriented software |
Bizarre Patents 
PatentStorm News
