"I hate what they've done to my child...I would never let my own children watch it. "
Vladimir Zworykin, television pioneer ; Talking about an invention in which he played a critical role.
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8171376 | Method for protecting important data of contents and apparatus therefor A method of protecting important data in digital content and an apparatus therefor are provided. The method includes: receiving digital content which includes first important data; receiving reference data which includes second important data and authentication data... | 05/01/2012 |
| 7882419 | Communications line monitoring system, relay apparatus, and communications line monitoring method A communications line monitoring system of the present invention comprises a plurality of relay apparatus and a communications line monitoring apparatus for monitoring a line quality of a communications line of relayed data, and each of the relay apparatus comprises... | 02/01/2011 |
| 7870462 | Methods and devices for randomizing burst errors Error bursts are randomized by an interleaver which makes use of “set leaders” to generate permutation indices. The permutation indices are used to route bits from initial positions in an input bit stream to re-arranged or randomized positions in an output bit s... | 01/11/2011 |
| 7590917 | Parameter generation for interleavers An interleaver parameter generator circuit used to calculate and generate on an as needed basis interleaver parameters for interleaving blocks of information of varying lengths in accordance with a pseudorandom pattern defined by the 3GPP standard. The interleaver p... | 09/15/2009 |
| 7549108 | Methods and systems for secure control of system modes and sub-modes Systems, methods and data structures are provided for representing robust data transmitted within a control system. The data structure includes at least two data fields identifying sub-modules and sub-modes of the control system, and optionally includes a third fiel... | 06/16/2009 |
| 7433358 | Characterization of impaired intervals in a voice over packet session using audio frame loss concealment An embodiment may include an apparatus comprising a dejitter buffer to receive packets containing audio data, a codec coupled with the dejitter buffer, the codec to receive coded audio frames from the dejitter buffer and decode them, and a concealed seconds meter co... | 10/07/2008 |
| 7434147 | Power reception optimization method, and associated apparatus, for operating upon an encoded data block Apparatus, and an associated method, for recovering the informational content of an encoded data block. Data bursts are delivered to a receiver. A series of data bursts together include all of the informational content of the encoded data block. A detector detects d... | 10/07/2008 |
| 7395482 | Data storage systems A data storage system includes an encoder subsystem comprising an error correction code encoder, a modulation encoder, and a precoder, and a decoder subsystem similarly comprising a detector, an inverse precoder, a channel decoder, and an error correction code decod... | 07/01/2008 |
| 7376882 | Adaptable channel compensation for reliable communication over fading communication links A method for reducing fading channel signal data loss for serial data rates up to approximately 10 gigabits per second includes sequentially distributing serial data to multiple encoders. Individual data bytes are sent from the encoders to a convolutional interleave... | 05/20/2008 |
| 7359343 | System and method for redundant data transmission in a time division duplex data frame A time division duplex digital radio frame structure with time and frequency diversity and method for use thereof is presented. Each packet of data is transmitted twice in successive frequency hops, such that the redundant transmission differs in both time and frequ... | 04/15/2008 |
| 7350133 | Error correction encoding apparatus and method and error correction decoding apparatus and method An error correction encoding method including generating error correction code data, which is a predetermined number of bytes long, by error-correction-encoding user data in a predetermined manner; generating burst indicator subcode data, which is a predetermined nu... | 03/25/2008 |
| 7343543 | Method, system and apparatus for transmitting interleaved data between stations A system for transmitting data between stations, such as base stations and subscriber stations in a wireless telecommunications system, employs variable set of interleaving parameters for its interleaving operations. By using different set of interleaving parameters... | 03/11/2008 |
| 7340663 | Method and apparatus for embedding an additional layer of error correction into an error correcting code A method of embedding an additional layer of error correction into an error correcting code, wherein information is encoded into code words of said code over a first Galois field and wherein a number of code words are arranged in the columns of a code block comprisi... | 03/04/2008 |
| 7328393 | Forward error correction in packet networks Methods and apparatus are provided to allow reliable data transport in a packet-based network. A network node encodes error correction packets associated with data packets at a network-layer and forwards the error correction packets with the data packets. The error ... | 02/05/2008 |
| 7322002 | Erasure pointer error correction Improved memory devices, circuitry, and data methods are described that facilitate the detection and correction of data in memory systems or devices in combination with a stored record of known flaws, errors, or questionable data bits of a read memory row or block t... | 01/22/2008 |
| 7310745 | Efficient media scan operations for storage systems A method for media scan operations for storage system is disclosed. The method comprises the steps of arranging a range of sections of media of PSDs to perform media scan operations; scheduling the media scan operations; selecting a section in the range; verifying m... | 12/18/2007 |
| 7296128 | Nonvolatile memory with error correction for page copy operation and method thereof The disclosure is a NAND flash memory with the function of error checking and correction during a page copy operation. The NAND flash memory is able to prohibit transcription of erroneous bits to a duplicate page from a source page. Embodiments of the inventive flas... | 11/13/2007 |
| 7287204 | Memory unit test The invention relates to a method and device for operating and/or testing memory units, which make it possible to conduct a time-saving test of semiconductor memories during running operation. The inventive method for testing memory units having storage locations pr... | 10/23/2007 |
| 7283038 | Comparing counter contents for timing critical applications An electrical circuit and method to compare contents of counter circuits. The electrical circuit comprises a first counter circuit and a second counter circuit electrically connected to a flip-flop circuit through a logic circuit. The first counter circuit is for re... | 10/16/2007 |
| 7284184 | Forward error correction scheme compatible with the bit error spreading of a scrambler A method for combining a simple forward error correction code i.e., a Hamming-like code with scrambling and descrambling functions is disclosed. Therefore, irrespective of the information to be transported, received data may be corrected, bit error spreading effects... | 10/16/2007 |
| 7283966 | Scalable audio communications utilizing rate-distortion based end-to-end bit allocation A source encoder encodes audio signals into increasing quality layers defined in bit planes. Each bit plane has a data unit that includes a beginning partition having one or more contiguous refinement bits, a second partition having one or more contiguous coded sign... | 10/16/2007 |
| 7277540 | Arithmetic method and apparatus and crypto processing apparatus for performing multiple types of cryptography An arithmetic apparatus for performing a long product-sum operation includes an integer unit arithmetic circuit, a finite field GF(2^m) based unit arithmetic circuit logically adjacent to the integer unit arithmetic circuit, a selector for selecting the integer unit... | 10/02/2007 |
| 7272777 | Method for correcting a burst of errors plus random errors An efficient method for finding all the possible corrections of a bust of length b and e random errors consists of finding a polynomial whose roots are the candidate location for l—the location of the beginning of the burst—thus avoiding the search over all poss... | 09/18/2007 |
| 7266748 | Method and apparatus for correcting C1/PI word errors using error locations detected by EFM/EFM+ decoding A method and system for error correcting C1/PI words using error locations detected by EFM/EFM+ decoder are provided. The method for channel decoding and error correcting includes: (a) setting up a channel code; (b) producing demodulated data including inform... | 09/04/2007 |
| 7254076 | Semiconductor memory device for improving response margin of redundancy flag signal and redundancy driving method for the same A burst mode compatible semiconductor memory device having a redundancy memory adapted to repair a normal memory is disclosed. Response margin for a redundancy flag signal and redundancy driving method is improved by sensing generation of an internal address corresp... | 08/07/2007 |
| 7237159 | Test apparatus for testing an electronic device There is provided a test apparatus that tests an electronic device. The test apparatus includes: a plurality of test modules operable to supply and receive signals to/from the electronic device; a plurality of return circuits operable to receive fail timing signals ... | 06/26/2007 |
| 7237172 | Error detection and correction in a CAM An error detection and correction circuit is connected to at least one memory bank of a CAM device. During background processing (i.e., when the CAM is not performing reading, writing or searching functions) the error detection and correction circuit tests all of th... | 06/26/2007 |
| 7233594 | Apparatus for transmitting/receiving wireless data and method thereof A method for transmitting and/or receiving wireless data and an apparatus therefor are provided. The method includes the steps of (a) when the length of a collection of data in an application layer is longer than the length of the payload of a protocol which the low... | 06/19/2007 |
| 7231576 | Reproduction apparatus and method for reproducing a composite coded data piece A reproduction method includes a step of performing error correction of the first coded data piece and generating error location information which represents an error location of the first coded data; a step of generating erasure locator information which represents... | 06/12/2007 |
| 7231579 | Method and apparatus for using fire decoder to correct burst errors in a real-time communications system Error bursts are detected and corrected in a communication system using shortened cyclic codes, such as shortened Fire codes. Data is loaded into a first error syndrome register and a second error syndrome register. The data in the registers may be evaluated to dete... | 06/12/2007 |
| 7228486 | Methods and devices for randomizing burst errors Error bursts are randomized by an interleaver which makes use of “set leaders” to generate permutation indices. The permutation indices are used to route bits from initial positions in an input bit stream to re-arranged or randomized positions in an output bit s... | 06/05/2007 |
| 7222287 | Decoder, error position polynomial calculation method, and program The present invention realizes a decoder and an error position polynomial calculation method which realize erasure corrections by making less changes to a conventional Berlekamp algorithm calculation circuit. An error position polynomial σ(x) is calculated on the b... | 05/22/2007 |
| 7218256 | DC-free code having limited error propagation and limited complexity A method and apparatus are provided for decoding a sequence of code words into a sequence of data words. Each code word includes an encoded data word and an indicator bit. The encoded data word is extracted unchanged into a respective unencoded data word if an indic... | 05/15/2007 |
| 7203890 | Address error detection by merging a polynomial-based CRC code of address bits with two nibbles of data or data ECC bits A memory system provides data error detection and correction and address error detection. A Single-byte Error-Correcting/Double-byte Error-Detecting (SbEC/DbED) code with the byte being a 4-bit nibble is used to detect up to 8-bit errors and correct data errors of 4... | 04/10/2007 |
| 7203888 | System and method for correcting linear block code The present invention is a correcting system for correcting a linear block code generated by coding an original data via a data coding process when a predetermined correction portion of an original data is corrected by a variant correction data. The correcting syste... | 04/10/2007 |
| 7185263 | Method of joint decoding of possibly mutilated code words A method of decoding possibly mutilated code words (r) of a code (C) includes decoding the differences (D) of a number (L−1) of pairs of possibly mutilated code words (rib, ri+1) to obtain estimates (u, v) for the differences of the correspon... | 02/27/2007 |
| 7165195 | Method, system, and apparatus for bit error capture and analysis for serial interfaces An apparatus and method to facilitate validation and/or test of serial interfaces by analyzing error event types based at least in part on a code-stamp, compare engine logic and a memory for error capture. ... | 01/16/2007 |
| 7162680 | Method and circuit for interlacing numeric data to reduce transmission errors A method for interlacing digital data to reduce transmission errors includes dividing a stream of digital data into consecutive blocks of bits, and interlacing each block of bits by writing to an interlacing table. The interlacing table is arranged in the form of ro... | 01/09/2007 |
| 7154835 | Digital signal processing method, data recording and reproducing apparatus, and data recording medium that are resistant to burst errors With two consecutive product-coded ECC blocks, EB1 and EB2, as a set, the rth row of first ECB block EB1 is followed by the rth row of second ECC block EB2 in such a way that the first row of first ECC block EB1 is followed by the ... | 12/26/2006 |
| 7146545 | Interleaving method and apparatus, de-interleaving method and apparatus, and interleaving/de-interleaving system and apparatus An interleaving apparatus comprises a first storing unit for storing data to be transmitted and a first control unit for controlling the first storing unit so that the data to be transmitted is outputted from the first storing unit with the data to be transmitted ar... | 12/05/2006 |