...that several people are credited with the invention of the flush toilet? Most people have heard of Thomas Crapper (1837-1910), the sanitary engineer who invented the valve-and-siphon arrangement that made the modern toilet possible. Another claimant to "the throne" was British inventor Alexander Cumming who patented a toilet in 1775. Then there's a nameless Minoan (a native of ancient Crete) who lived 4,000 years ago who supposedly was ahead of his time and created the first flush toilet!
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8136012 | Method and system for updating topology changes of a computer network A method for detecting topology changes of a computer network, includes the following steps of acquisition of the raw data from the configuration tables of the network elements during successive primary pollings, the following steps being carried out between two suc... | 03/13/2012 |
| 8132075 | Memory mapping for parallel turbo decoding A routing multiplexer system provides p outputs based on a selected permutation of p inputs. Each of a plurality of modules has two inputs, two outputs and a control input and is arranged to supply signals at the two inputs to the two outputs in a direct or transpos... | 03/06/2012 |
| 8099649 | Data processing method and computer system medium thereof A data processing method includes the steps of: initializing a syndrome vector to be an (n−1)th symbol; finding a corresponding mask based on the syndrome vector, wherein the mask is zero when the (n−1)th symbol is zero; correcting a known ... | 01/17/2012 |
| 8069395 | Three bit error detection using ECC codes An Error Correction Code (ECC) encoding module encodes an input data word by calculating parity bits according to an ECC index mapping. An ECC correction/detection module receives the encoded data word that may have become corrupted due to noise or distortion. The E... | 11/29/2011 |
| 8037391 | Raid-6 computation system and method One embodiment of the present invention sets forth a technique for performing RAID-6 computations using simple arithmetic functions and two-dimensional table lookup operations. Four lookup tables are computed and saved prior to normal operation of a RAID-6 disk arra... | 10/11/2011 |
| 7689889 | Content addressable memory entry coding for error detection and correction A Content Addressable Memory (CAM) or Ternary CAM (TCAM) provides error detection and correction (EDAC). EDAC codes are chosen based on logical and physical properties of the CAM/TCAM. An entry in the CAM/TCAM comprises a plurality of groups, each group comprising a... | 03/30/2010 |
| 7685497 | Method and apparatus for efficient computation of check equations in periodical low density parity check (LDPC) codes A periodic Low Density Parity Check (LPDC) coding apparatus and method allows reference to an LDPC code parity check matrix, where such reference is accomplished row by row. A specially configured memory and cyclical shift operation are used by the apparatus to effi... | 03/23/2010 |
| 7613980 | System for computing a CRC value by processing a data message a word at a time A system for computing a CRC value includes at least one memory for storing a data message, a current CRC value, and a plurality of lookup tables. The data message includes a plurality of words, with each word including a plurality of bytes. Each of the lookup table... | 11/03/2009 |
| 7555697 | Error correction method in digital data storage device A data error-detecting method for detecting errors before C1 decoding procedure is provided. First, a bit modulation is performed for modulating data channel bits obtained from an optical disk into 8-bit data. When the data channel bits is determined to introduce a ... | 06/30/2009 |
| 7552377 | Method of and circuit for interleaving data in a data coder According to one aspect of the invention, a method of interleaving data for enabling data coding in a communication network is disclosed, the method including storing parameters required to output address sequences for a matrix, receiving a block size associated wit... | 06/23/2009 |
| 7530003 | Permuting MTR code with ECC without need for second MTR code Embodiments of the present invention provide techniques for generating MTR codes with ECC without the use of a second MTR code, while still satisfying the specified constraint. In one embodiment, a system for processing data comprises a maximum transition run or tim... | 05/05/2009 |
| 7464318 | Adaptive soft demodulation for reception of distorted signals A satellite communications system comprises a transmitting ground station, including a transmitter and a receiver, a satellite transponder and a receiving ground station. The transmitter transmits an uplink signal to the satellite transponder, which broadcasts the r... | 12/09/2008 |
| 7423793 | Method and apparatus for decoding digital signal A method for decoding a digital signal includes receiving a multiple-bit digital signal that includes information to be transmitted; arraying bit strings of the received multiple-bit digital signal to thereby generate a received signal image as a two-dimensional ima... | 09/09/2008 |
| 7415047 | Methods for determining multiplex patterns Methods for determining multiplex patterns are provided. More particularly, a multidimensional data structure is used to store multiplex patterns and indexes used to access individual ones of those patterns based on audio channel selection, audio frame size, and wha... | 08/19/2008 |
| 7363574 | Method and system for parallel CRC calculation A system and method for a parallel CRC calculation is provided. A set of parallel inputs are loaded into a control register, and this control register is then used with a parallel table look-up operation to look up CRC entries for each of the inputs using a single i... | 04/22/2008 |
| 7363575 | Method and system for TERC4 decoding using minimum distance rule in high definition multimedia interface (HDMI) specifications Certain embodiments of the invention provide a method and system for TERC4 decoding using minimum distance rule. A plurality of bits may be received that may indicate addresses of samples of data. A lookup table may be generated based on the received plurality of bi... | 04/22/2008 |
| 7360015 | Preventing storage of streaming accesses in a cache In one embodiment of the present invention, a method may include determining whether requested information is part of a streaming access, and directly writing the requested information from a storage device to a memory if the requested information is part of the str... | 04/15/2008 |
| 7352201 | System and method for testing devices utilizing capacitively coupled signaling An apparatus and method for testing a semiconductor device in an AC test regime. The test apparatus includes a test plate capacitively couple to the signal terminals of the integrated circuit. The test plate is coupled to a test receiver circuit to receive and outpu... | 04/01/2008 |
| 7343542 | Methods and apparatuses for variable length encoding Methods and apparatuses for variable length encoding using a vector processing unit. In one aspect of the invention, a method for execution by a microprocessor to perform variable length encoding includes: receiving a plurality of parameters, each of the plurality o... | 03/11/2008 |
| 7342954 | Adaptive modulation for wireless networks The invention relates to communication between terminals. Where communication is over an ideal channel then a high throughput modulation scheme can be used. Where the terminals suffer interference or noise, transmission can be modified to a more robust modulation sc... | 03/11/2008 |
| 7333516 | Interface for synchronous data transfer between domains clocked at different frequencies The present invention provides an interface and method for synchronous data transfer between domains clocked at different frequencies. The interface includes a first latch for receiving data from a first domain clocked at one frequency when the first latch is select... | 02/19/2008 |
| 7328395 | Iterative Reed-Solomon error-correction decoding Systems and methods are provided to correct errors occurring in a decision-codeword that is generated by a detector. A decoder determines whether errors in the decision-codeword are of a degree that exceeds the correction capability of a Reed-Solomon error-correctio... | 02/05/2008 |
| 7328397 | Method for performing error corrections of digital information codified as a symbol sequence A method and system for making error corrections on digital information coded as symbol sequences, for example digital information stored in electronic memory systems or transmitted from and to these systems is described, provides the transmission of sequences incor... | 02/05/2008 |
| 7313751 | Dual mode decoder A dual mode decoder which includes an MB810 decoder; an 8B/10B decoder; a mode detection unit, a first low pass filter; a second low pass filter; an IDLE code detection unit which detects IDLE code and transfers to the mode detection unit; a first switch unit which ... | 12/25/2007 |
| 7312727 | Methods and apparatus for improving minimum hamming weights of a sequence A communications channel comprises a seed selector that selectively removes X M-bit symbols of user data from a seed set comprising Y M-bit symbols and that selects a scrambling seed from Y-X symbols remaining in the seed set, where X, Y and M are integers greater t... | 12/25/2007 |
| 7305608 | DSL trellis encoding A method is used that substantially simultaneously trellis encodes data to be modulated onto multiple tones. The embodiments of the present invention comprise the steps of: (a) using a first input operand comprising state bits for a first trellis stage; (b) using a ... | 12/04/2007 |
| 7302620 | Interleaving.deinterleaving device and method for communication system A device for sequentially storing input bit symbols of a given interleaver size N in a memory at an address from 0 to N−1 and reading the stored bit symbols from the memory. The device comprises a look-up table for providing a first variable m and a second variabl... | 11/27/2007 |
| 7295622 | System and method for information decoding using batched processing of independent parameters System and method for decoding received information using batched processing of independent parameters. A preferred embodiment comprises a decoder (for example, decoder 210) with a memory (for example, memory 215) that may be partitioned into a plurali... | 11/13/2007 |
| 7292650 | OFDM receiver and metric generator thereof A metric generation scheme for use in OFDM receivers. In a preferred embodiment, an OFDM receiver of the invention includes a dynamic quantizer to compress a series of channel-state information values. Also, a bit de-interleaver is provided to de-interleave a series... | 11/06/2007 |
| 7290202 | MB810 encoder/decoder, dual mode encoder/decoder, and MB810 code generating method An MB810 encoder and/or decoder, dual mode encoder and/or decoder, and a method for generating MB810 codes are provided. Twelve state points in the form of a 4×3 matrix on a state transition map are formed with binary unit digital sum variation & alternate sum vari... | 10/30/2007 |
| 7278082 | Method of generating parity data based on low-density parity check matrix and apparatus therefor A method of generating parity data based on a low-density panty check matrix and an apparatus therefor, the method including: reordering columns of the parity check matrix based on elements in each column having values of one to generate a reordered parity check mat... | 10/02/2007 |
| 7276928 | System and method for testing devices utilizing capacitively coupled signaling An apparatus and method for testing a semiconductor device in an AC test regime. The test apparatus includes a test plate capacitively couple to the signal terminals of the integrated circuit. The test plate is coupled to a test receiver circuit to receive and outpu... | 10/02/2007 |
| 7275201 | Memory system A system having memory modules for storing nibbles of a word. The nibbles include an error correction/detection code. A memory controller is response to clock pulses to produce a read command. A synchronizer is responsive to the read nibbles and an associated read s... | 09/25/2007 |
| 7274205 | System and method for testing devices utilizing capacitively coupled signaling An apparatus and method for testing a semiconductor device in an AC test regime. The test apparatus includes a test plate capacitively couple to the signal terminals of the integrated circuit. The test plate is coupled to a test receiver circuit to receive and outpu... | 09/25/2007 |
| 7274204 | System and method for testing devices utilizing capacitively coupled signaling An apparatus and method for testing a semiconductor device in an AC test regime. The test apparatus includes a test plate capacitively couple to the signal terminals of the integrated circuit. The test plate is coupled to a test receiver circuit to receive and outpu... | 09/25/2007 |
| 7269777 | Decoding apparatus, trellis processor, and method for operating the decoder A decoding apparatus includes at least one decoder both for a turbo-decoding and for a Viterbi decoding, at least one first data path for the Viterbi decoding of a convolution code, at least one second data path for the decoding of a turbo code, and a common memory ... | 09/11/2007 |
| 7266756 | Read enable generator for a turbo decoder deinterleaved symbol memory The present invention concerns an apparatus comprising a first circuit, a second circuit and a third circuit. The first circuit may be configured to read a data signal in response to a read enable signal. The second circuit may be configured to generate the read ena... | 09/04/2007 |
| 7260150 | Systems and methods for decoding of partially corrupted reversible variable length code (RVLC) intra-coded macroblocks and partial block decoding of corrupted macroblocks in a video decoder The invention is related to methods and apparatus that recover usable video data from partially corrupted data. Embodiments inspect corrupted data packets and identify the location or locations of an error, whether the corrupted data packet contains data expected to... | 08/21/2007 |
| 7257672 | Error protection for lookup operations performed on ternary content-addressable memory entries Lookup operations are performed on ternary content-addressable memory (TCAM) entries, with error protection provided. Groups of TCAM entries are programmed such that each of its entries differ by more than a predetermined calculated count of ones distance of k bits,... | 08/14/2007 |
| 7249310 | Error evaluator for inversionless Berlekamp-Massey algorithm in Reed-Solomon decoders An error correcting Reed-Solomon decoder includes an error locator polynomial generator that generates an error locator polynomial and a scratch polynomial based on an inversionless Berlekamp-Massey algorithm (iBMA). An error location finder communicates with the er... | 07/24/2007 |