Did You Know...
...that Robert Adler has the dubious distinction of being the Father of the Couch Potato? Back in 1955 Adler was employed by what was then Zenith Radio Corp., where he was charged to invent something that would allow viewers to turn down the TV volume without leaving their chairs. After a series of flops (such as a wired contraption that people tripped over), Adler hit on the idea of using sound waves. Thus the Remote Control was born...
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8145939 | Detection and reduction of excessive SNMP traffic Various embodiments herein include at least one of systems, methods, and software to detect and reduce messages from network entity management clients that are not utilized by a network management system. Once identified, the network management system may send a com... | 03/27/2012 |
| 8122301 | Performing remote loads and stores over networks A network adaptor which performs CPU loads and stores to remote memory over network fabrics. The network adaptor receives a transfer request from a compute node and converts the request to a remote transfer request, which is transmitted to the network. The network a... | 02/21/2012 |
| 8037368 | Controller capable of self-monitoring, redundant storage system having the same, and method thereof A controller capable of self-monitoring, a redundant storage system having the same, and its method are proposed. Each controller is arranged with a self-monitoring operating circuit and a watchdog unit. The self-monitoring operating circuit can periodically issue a... | 10/11/2011 |
| 8020049 | Detection of and recovery from an electrical fast transient/burst (EFT/B) on a universal serial bus (USB) device An Electrical Fast Transient/Burst (EFT/B) detection and recovery system for a Universal Serial Bus (USB) device. The system includes a USB core and a burst controller. The USB core provides serial communications with a host device through a USB data channel. The bu... | 09/13/2011 |
| 8020050 | Validation of computer interconnects A method of validating multi-cluster computer interconnects includes calculating a cable interconnect table associated with the multi-cluster computer, and distributing the cable interconnect table to a first transceiver in the first computer cluster and a second tr... | 09/13/2011 |
| 8001430 | Device and method for controlling an execution of a DMA task A method for controlling an execution of a first DMA task, the method includes comprises monitoring an execution of the first DMA task, the method characterized by including defining a first DMA task execution interval and a first DMA task execution sub-interval; an... | 08/16/2011 |
| 7917813 | Exception condition determination at a control unit in an I/O processing system A computer program product, apparatus, and method for providing exception condition feedback at a control unit to a channel subsystem in an I/O processing system are provided. The computer program product includes a tangible storage medium readable by a processing c... | 03/29/2011 |
| 7900096 | Freeing a serial bus hang condition by utilizing distributed hang timers A method for automatically detecting and correcting one or more hang conditions within one or more of a master device and target device of a serial bus interface when one or more signals are held in an invalid state. A hang timer monitors one or more operations of t... | 03/01/2011 |
| 7865785 | System and method for improving communications for systems having communications protocol enabled devices A method and system for improving communications for systems (200) including at least one communications protocol (CP) enabled server device (206, . . . , 212). The method comprises performing a first diagnostic process (400). The first diagnost... | 01/04/2011 |
| 7747908 | System and method for creating different start cache and bus states using multiple test patterns for processor design verification and validation A system and method for creating different start cache and bus states using multiple test patterns for processor design verification and validation is presented. A test pattern generator/tester re-uses test patterns in different configurations that alter cache state... | 06/29/2010 |
| 7437623 | Apparatus and method for performing speculative reads from a scan control unit using FIFO buffer units A method for debugging a target processor is provided that includes storing a plurality of data values to be sent to the target processor in a first-in first-out (FIFO) buffer unit, saving a copy of an address in a read address counter of the FIFO buffer unit, where... | 10/14/2008 |
| 7434114 | Method of compensating for a byte skew of PCI express and PCI express physical layer receiver for the same A method of compensating for a byte skew of a PCI Express bus, the method including determining whether received data are in a training sequence or not, setting an alignment point corresponding to each of the lanes based on a comma symbol included in the training se... | 10/07/2008 |
| 7434112 | System and method for verifying validity of assembled PCI devices of a computer A system for verifying the validity of assembled PCI devices of a computer includes: a device database (2) for storing data of PCI devices being inserted in PCI slots of a computer; a slot database (3) for storing PCI slot data of the computer; a data ... | 10/07/2008 |
| 7418618 | Error reporting and correcting method for peripheral An error reporting and correcting method applied to a peripheral. The peripheral can be connected to the user terminal via the network. In the error reporting and correcting method, an error record file is generated immediately after an error operation occurs to the... | 08/26/2008 |
| 7412628 | Storage system and disconnecting method of a faulty storage device A storage system in which a plurality of storage devices are connected by a pair of loops, disconnects a faulty storage device. The faulty storage device is disconnected from said loops by using, in conjunction, a first disconnect mode, in which a disconnect instruc... | 08/12/2008 |
| 7406545 | Disk drive or any serial attached device logging a cable loss event An information storage device is disclosed (such as a disk drive) comprising an interface for connecting to a host through a cable, and control circuitry for communicating with the host over the cable by executing a communication process. The communication processes... | 07/29/2008 |
| 7406652 | Method and circuit for reducing SATA transmission data errors by adjusting the period of sending ALIGN primitives A method and circuit for reducing SATA (Serial Advanced Technology Attachment) transmission data errors by adjusting the period of sending two consecutive ALIGN Primitives. The method reads a counting value of an 8b/10b coding error counter at a predetermined period... | 07/29/2008 |
| 7404016 | Enhanced power reduction capabilities for streaming direct memory access engine A streaming direct memory access (DMA) engine is disclosed. The streaming DMA engine includes several power reduction capabilities. A controller throttles the DMA engine according to the system throughput requirement and the system processor operation state. The DMA... | 07/22/2008 |
| 7404115 | Self-synchronising bit error analyser and circuit A self-synchronising data bus analyser comprising a generator LFSR, a receiver LFSR and a comparator wherein the generator LFSR generates a first data set which is transmitted through a data bus to the comparator; and wherein the comparator... | 07/22/2008 |
| 7398428 | Diagnostic tool with ethernet capability Ethernet capability of a device under test is tested. A diagnostic tool is connected to the device under test. Menus displayed by the diagnostic tool are used to select an Ethernet test. The diagnostic tool discovers network settings of the device under test. Then t... | 07/08/2008 |
| 7398427 | Isolation of input/output adapter error domains Method, apparatus and system for isolating input/output adapter error domains in a data processing system. Errors occurring in one input/output adapter are isolated from other input/output adapters of the data processing system by functionality in a host bridge that... | 07/08/2008 |
| 7392437 | Method and system for testing host bus adapters A system and method to test a host bus adapter's (“HBAs”) ability to handle stream of invalid characters is provided. A data presenter module presents data to a HBA without being aware of a data format. A data producer module that is aware of the data format and... | 06/24/2008 |
| 7376869 | System and method for multipath I/O support for fibre channel devices A system and method enables a file server, to support multi path input/output operations for Fibre Channel devices. Upon each Fibre Channel Arbitrated Loop initialization event generated, the system and method updates a path and device instance to track multiple pat... | 05/20/2008 |
| 7373549 | Error detection and recovery in a storage driver A command is received, at a network storage driver, from an operating system storage stack, wherein the command is for communication with a target storage device over a connection across a network. The command is selectively executed, a plurality of times over the c... | 05/13/2008 |
| 7373555 | Systems and methods controlling transaction draining for error recovery Disclosed are systems and methods for controlling transaction draining for error recovery comprising asserting a control signal to prevent system resources associated with a particular error from issuing new requests, dropping transactions tracked by an out-of-order... | 05/13/2008 |
| 7373547 | Self-reparable semiconductor and method thereof A self-reparable semiconductor comprises first, second and spare functional units including first and second sub-functional units that cooperate to perform first and second functions. The first and second sub-functional units of the first, second and first spare fun... | 05/13/2008 |
| 7366954 | Data transfer device and abnormal transfer state detecting method A data transfer device comprises a unit for collecting data of a control state by monitoring the control state of a circuit which controls communications protocols within the local device, and a unit for detecting an abnormal state of a data transfer based on the co... | 04/29/2008 |
| 7363533 | High reliability memory module with a fault tolerant address and command bus A high reliability dual inline memory module with a fault tolerant address and command bus for use in a server. The memory module is a card provided with a plurality of contacts of which some are redundant, a plurality of DRAMs, a phase lock loop, a 2 or 32K bit ser... | 04/22/2008 |
| 7343525 | Method and apparatus of detecting error of access wait signal A method and an apparatus for detecting an error of an access wait signal are disclosed. The method comprises the steps of accessing the input/output (I/O) device according to an I/O control command of the electronic device to access the I/O device; and returning to... | 03/11/2008 |
| 7343436 | Synchronous electronic control system and system control method The present invention is carried out to provide a system controller, a control system and a system control method which are inexpensive, highly stable, capable of storing all information and past record at a time when one of the devices is down and capable of switch... | 03/11/2008 |
| 7343528 | Method and apparatus for detecting and recovering from errors in a source synchronous bus A method and apparatus for detecting and in some cases recovering from errors in a source synchronous bus. One embodiment of a disclosed apparatus includes a plurality of strobe inputs to receive a plurality of strobe signals. A plurality of data inputs receive a pl... | 03/11/2008 |
| 7343522 | Apparatus having a transfer mode abnormality detecting function, storage controlling apparatus, and interface module for the storage controlling apparatus A storage controlling apparatus controlling an access, for example, from a host to a physical device has a determining means determining whether or not a basic mode predetermined among two or more modes agrees with a mode set in a mode setting sequence run when the ... | 03/11/2008 |
| 7339885 | Method and apparatus for customizable surveillance of network interfaces A method in a data processing system for monitoring for errors on a network. Responsive to detecting a change in a state of the network, determine whether the change in state is a loss of a communications link to a remote data processing system. If the change in sta... | 03/04/2008 |
| 7340656 | Method and apparatus for probing a computer bus The subject invention facilitates the efficient operation of the disassembly of the microprocessor bus by providing an apparatus and method for detecting and correcting a strobe phase inversion and predrive filtering in a 2× source synchronous data transfer bus. Ap... | 03/04/2008 |
| 7337373 | Determining the source of failure in a peripheral bus Many computing system environments require continuous availability and high operational readiness. The ability to find, diagnose, and correct actual faults and potential faults in these systems is a high priority. By combining a continually updated database of compu... | 02/26/2008 |
| 7330424 | Node device in network, and network system The present invention provides a node device for connecting a plurality of networks. The node device comprises a plurality of input units for respectively inputting data from first transmission lines installed in each of the networks, a plurality of output units for... | 02/12/2008 |
| 7328368 | Dynamic interconnect width reduction to improve interconnect availability In some embodiments an apparatus includes a transmission error detector to detect an error of a transmission of an interconnect and a transmitting agent to retry the transmission in response to the detected error. The apparatus also includes a hard failure detector ... | 02/05/2008 |
| 7328369 | Inherently fail safe processing or control apparatus A processing/control apparatus has a first processing unit with a first data processor/controller; an input port for input data received from a remote unit; an output port for output data to be transmitted to a remote unit. The first unit comprising device for gener... | 02/05/2008 |
| 7324986 | Automatically facilitated support for complex electronic services Systems for an automatically facilitated support for complex electronic services include a plurality of databases having customer records and problem solving information to assist a user with problem resolution and a cycler module configured to access the databases.... | 01/29/2008 |
| 7325171 | Measurement and data acquisition system including a real-time monitoring circuit for implementing control loop applications A measurement and data acquisition system including a real-time monitoring circuit for implementing control loop applications. The system control loop may include the real-time monitoring circuit, a data acquisition device, a processing unit, and a plurality of subs... | 01/29/2008 |
