Did You Know...
...that Kleenex tissue was originally designed to be a gas mask filter? It was developed at the beginning of World War I to replace cotton, which was then in short supply as a surgical dressing.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8151058 | Vector computer system with cache memory and operation method thereof A vector computer system includes a vector processor configured to issue a vector store instruction which includes a plurality of store requests; a cache memory of a write back system provided between the vector processor and a main memory; and a write allocate dete... | 04/03/2012 |
| 8108614 | Mechanism for effectively caching streaming and non-streaming data patterns A method and apparatus for efficiently caching streaming and non-streaming data is described herein. Software, such as a compiler, identifies last use streaming instructions/operations that are the last instruction/operation to access streaming data for a number of ... | 01/31/2012 |
| 8095738 | Differential caching mechanism based on media I/O speed A method for allocating space in a cache based on media I/O speed is disclosed herein. In certain embodiments, such a method may include storing, in a read cache, cache entries associated with faster-responding storage devices and cache entries associated with slowe... | 01/10/2012 |
| 8065488 | Mechanism for effectively caching streaming and non-streaming data patterns A method and apparatus for efficiently caching streaming and non-streaming data is described herein. Software, such as a compiler, identifies last use streaming instructions/operations that are the last instruction/operation to access streaming data for a number of ... | 11/22/2011 |
| 7958311 | Cache line replacement techniques allowing choice of LFU or MFU cache line replacement Methods and apparatus allowing a choice of Least Frequently Used (LFU) or Most Frequently Used (MFU) cache line replacement are disclosed. The methods and apparatus determine new state information for at least two given cache lines of a number of cache lines in a ca... | 06/07/2011 |
| 7870341 | Cache line replacement techniques allowing choice of LFU or MFU cache line replacement Methods and apparatus allowing a choice of Least Frequently Used (LFU) or Most Frequently Used (MFU) cache line replacement are disclosed. The methods and apparatus determine new state information for at least two given cache lines of a number of cache lines in a ca... | 01/11/2011 |
| 7836258 | Dynamic data cache invalidate with data dependent expiration According to embodiments of the invention, a distributed time base signal may be coupled to a memory directory which provides address translation for data located within a memory cache. The memory directory may have attribute bits which indicate whether or not the m... | 11/16/2010 |
| 7590803 | Cache eviction Described herein are methods and apparatus, including computer program products, that implement cache eviction for runtime systems. A computer program product can cause a data processing apparatus to compute a fill level of a cache memory; use a first eviction proce... | 09/15/2009 |
| 7552286 | Performance of a cache by detecting cache lines that have been reused A method and system for improving the performance of a cache. The cache may include an array of tag entries where each tag entry includes an additional bit (“reused bit”) used to indicate whether its associated cache line has been reused, i.e., has been requeste... | 06/23/2009 |
| 7539821 | First in first out eviction implementation Methods for a treatment of cached objects are described. In one embodiment, management of a region of a cache is configured with an eviction policy plug-in. The eviction policy plug-in includes an eviction timing component and a sorting component, with the eviction ... | 05/26/2009 |
| 7441086 | Data caching method and computer-readable medium storing a program executing the method A data caching method and a computer-readable medium storing a program executing the method used in a cache system where a data replacing parameter is used for a data replacement rule, are provided to assist determining whether a user data has to be replaced or not.... | 10/21/2008 |
| 7437516 | Programming models for eviction policies Methods for a treatment of cached objects are described. In one embodiment, management of a region of a cache is configured with an eviction policy plug-in. The eviction policy plug-in includes an eviction timing component and a sorting component, with the eviction ... | 10/14/2008 |
| 7434247 | System and method for determining the desirability of video programming events using keyword matching The desirability of programming events may be determined using metadata for programming events that includes goodness of fit scores associated with categories of a classification hierarchy one or more of descriptive data and keyword data. The programming events are ... | 10/07/2008 |
| 7430639 | Optimization of cascaded virtual cache memory The present invention includes storing in a main memory data block tags corresponding to blocks of data previously inserted into a buffer cache memory and then evicted from the buffer cache memory or written over in the buffer cache memory. Counters associated with ... | 09/30/2008 |
| 7424577 | Dynamic optimization of cache memory The present invention includes dynamically analyzing look-up requests from a cache look-up algorithm to look-up data block tags corresponding to blocks of data previously inserted into a cache memory, to determine a cache related parameter. After analysis of a speci... | 09/09/2008 |
| 7418553 | Method and apparatus of controlling electric power for translation lookaside buffer The present invention is intended to reduce unnecessary power consumption by controlling disconnection of entries unused in a translation lookaside buffer (TLB) for a long time. In an aspect of the present invention, there is provided a method of controlling electri... | 08/26/2008 |
| 7409502 | Selective cache line allocation instruction execution and circuitry A processing system and method performs allocation of memory cache lines in response to a cache write miss. A processor receives a plurality of data processing instructions. A first store instruction for storing data in a system memory at a predetermined address is ... | 08/05/2008 |
| 7401186 | System and method for tracking changes in L1 data cache directory Method, system and computer program product for tracking changes in an L1 data cache directory. A method for tracking changes in an L1 data cache directory determines if data to be written to the L1 data cache is to be written to an address to be changed from an old... | 07/15/2008 |
| 7398357 | Cache line replacement techniques allowing choice of LFU or MFU cache line replacement Methods and apparatus allowing a choice of Least Frequently Used (LFU) or Most Frequently Used (MFU) cache line replacement are disclosed. The methods and apparatus determine new state information for at least two given cache lines of a number of cache lines in a ca... | 07/08/2008 |
| 7395373 | Set-associative cache using cache line decay counts and set overflow Embodiments of a method for reducing conflict misses in a set-associative cache by mapping each memory address to a primary set and at least one overflow set are described. If a conflict miss occurs within the primary set, a cache line from the primary set is select... | 07/01/2008 |
| 7386673 | Method for tracking of non-resident pages Embodiments of the present invention provide methods and systems for efficiently tracking evicted or non-resident pages. For each non-resident page, a first hash value is generated from the page's metadata, such as the page's mapping and offset parameters. This firs... | 06/10/2008 |
| 7380065 | Performance of a cache by detecting cache lines that have been reused A method and system for improving the performance of a cache. The cache may include an array of tag entries where each tag entry includes an additional bit (“reused bit”) used to indicate whether its associated cache line has been reused, i.e., has been requeste... | 05/27/2008 |
| 7376792 | Variable cache data retention system A customizable cache discard policy is provided which reduces adverse consequences of conventional discard policies. In a data processing system, a cache controller invokes a cache data discard policy as the cache approaches its capacity. Using one possible policy, ... | 05/20/2008 |
| 7373459 | Congestion control and avoidance method in a data processing system A congestion control and avoidance method including a method check step of determining whether the request contents is cacheable or uncacheable on the basis of the request inputted from the client terminal, a first Uniform Resource Identifier (URI) check step of, wh... | 05/13/2008 |
| 7370154 | Method and apparatus for maintaining coherence information in multi-cache systems A method and apparatus for maintaining coherence information in multi-cache systems is described herein. In one embodiment, the apparatus includes an Ingrained Sharing Directory Cache (ISDC) to store state information about recent copies of local memory blocks. The ... | 05/06/2008 |
| 7370134 | System and method for memory hub-based expansion bus A system memory includes a memory hub controller, a memory module accessible by the memory hub controller, and an expansion module having a processor circuit coupled to the memory module and also having access to the memory module. The memory hub controller is coupl... | 05/06/2008 |
| 7366987 | Interrupt processing in display control The present invention provides a display control system suitable to flexible and smooth presentation. The invention can include a projector that stores page data included in projector display data in a stack area by a stack system in which the page data correspondin... | 04/29/2008 |
| 7366864 | Memory hub architecture having programmable lane widths A processor-based system includes a processor coupled to a system controller through a processor bus. The system controller is used to couple at least one input device, at least one output device, and at least one data storage device to the processor. Also coupled t... | 04/29/2008 |
| 7366855 | Page replacement method using page information A page replacement method is provided. The page replacement method includes (a) establishing a first page list in which a plurality of pages in a main memory are listed in an order that they have been used, (b) establishing a second page list in which some of the pa... | 04/29/2008 |
| 7366920 | System and method for selective memory module power management A memory module includes a memory hub that monitors utilization of the memory module and directs devices of the memory module to a reduced power state when the module is not being used at a desired level. System utilization of the memory module is monitored by track... | 04/29/2008 |
| 7363419 | Method and system for terminating write commands in a hub-based memory system A memory hub receives downstream memory commands and processes each received downstream memory command to determine whether the memory command includes a write command directed to the memory hub. The memory hub operates in a first mode when the write command is dire... | 04/22/2008 |
| 7363433 | Cache member protection with partial make MRU allocation A method and apparatus for enabling protection of a particular member of a cache during LRU victim selection. LRU state array includes additional “protection” bits in addition to the state bits. The protection bits serve as a pointer to identify the location of ... | 04/22/2008 |
| 7360042 | Determining when to evict unused items from storage Items that are in use are maintained in a used item store. Items that are no longer in use are placed in an unused items store. When an item that is not currently in use is requested again, an attempt is made to retrieve the item from the unused item store. Retrievi... | 04/15/2008 |
| 7360235 | Systems and methods for operating a peripheral record/playback device in a networked multimedia system Systems and methods are disclosed of a network including a primary device, a plurality of remote devices, and a shared peripheral device. The network allows the remote devices to operate the peripheral device, such as a DVD player, VCR, or camcorder, via the primary... | 04/15/2008 |
| 7360011 | Memory hub and method for memory system performance monitoring A memory module includes a memory hub coupled to several memory devices. The memory hub includes at least one performance counter that tracks one or more system metrics-for example, page hit rate, number or percentage of prefetch hits, cache hit rate or percentage, ... | 04/15/2008 |
| 7360031 | Method and apparatus to enable I/O agents to perform atomic operations in shared, coherent memory spaces Method and apparatus to enable I/O agents to perform atomic operations in shared, coherent memory spaces. The apparatus includes an arbitration unit, a host interface unit, and a memory interface unit. The arbitration unit provides an interface to one or more I/O ag... | 04/15/2008 |
| 7356650 | Cache apparatus and method for accesses lacking locality Systems and methods are provided for a data processing system and a cache arrangement. The data processing system includes at least one processor, a first-level cache, a second-level cache, and a memory arrangement. The first-level cache bypasses storing data for a ... | 04/08/2008 |
| 7353320 | Memory hub and method for memory sequencing A memory module includes a memory hub coupled to several memory devices. The memory hub includes at least one performance counter that tracks one or more system metrics—for example, page hit rate, prefetch hits, and/or cache hit rate. The performance counter commu... | 04/01/2008 |
| 7353341 | System and method for canceling write back operation during simultaneous snoop push or snoop kill operation in write back caches A cache write back operation, write back modified data to memory from cache data array to fix inconsistency between them can be cancelled by the results of a comparison of the progress between a write back and snoop push or snoop kill operation. Write back is intend... | 04/01/2008 |
| 7349968 | Method, system and program product for asynchronously processing requests Under the present invention, a request for a Uniform Resource Locator (URL) is received from a client on a server. Upon receipt, a corresponding session object is obtained, and a response identifier is generated. Based on the response identifier, it is determined wh... | 03/25/2008 |
