Bizarre Patents
An enclosure for small animals which is wearable on the front or back of an animate being.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 7318196 | User interface for presenting media information A user interface and methods for using a user interface for controlling processing of time-based media files. In one exemplary method, a graphical representation of a time line for a time-based media is displayed along with a graphical representation of a current ti... | 01/08/2008 |
| 7315984 | User interface for presenting media information A user interface and methods for using a user interface for controlling processing of time-based media files. In one exemplary method, a graphical representation of a time line for a time-based media is displayed along with a graphical representation of a current ti... | 01/01/2008 |
| 7162557 | Competition arbitration system A competition arbitration system in which chances for using a resource of a computer such as a bus or the like among devices are fair is provided. Pulses are sequentially generated periodically from a pulse generating circuit. It is assumed that first device outputt... | 01/09/2007 |
| 7149828 | Bus arbitration apparatus and bus arbitration method The present invention is to provide a bus arbitration apparatus and a bus arbitration method not reducing data transfer capability as a whole and preventing a loss of transferred data. It performs the arbitration with priority in response to properties of bus master... | 12/12/2006 |
| 7111240 | User interface for presenting media information A user interface and methods for using a user interface for controlling processing of time-based media files. In one exemplary method, a graphical representation of a time line for a time-based media is displayed along with a graphical representation of a current ti... | 09/19/2006 |
| 6990539 | Apparatus and method of implementing BREQ routing to allow functionality with 2 way or 4 way processors An apparatus for implementing bus request routing to allow functionality with 2 way or 4 way processors, includes a bus configured to provide bus request routing; and a bus request route switching stage coupled to the bus and configured to select a first route confi... | 01/24/2006 |
| 6928501 | Serial device daisy chaining method and apparatus Methods and apparatus associated with a plurality of serial devices designed to communicate with a bus master in either a daisy chain or a normal configuration are provided. One method includes the step of serially providing a command sequence having a channel ident... | 08/09/2005 |
| 6584531 | Arbitration circuit with plural arbitration processors using memory bank history A method and apparatus for arbitrating access to a memory, which has a plurality of banks. The method includes arbitrating with a plurality of processors. Each processor is associated with one of a plurality of data ports and has a plurality of arbitratio... | 06/24/2003 |
| 6185647 | Dynamic bus control apparatus for optimized device connection A priority decision circuit decides priorities of a plurality of slots on the basis of access frequencies or the like. In conformity with these priorities, a bus mapping circuit performs mapping allowing a slot having a higher priority to be connected to ... | 02/06/2001 |
| 6003103 | Method for attachment or integration of a bios device into a computer system using a local bus Chipset or a device for attachment of the ROM BIOS within the system architecture. Although normally attached to the ISA bus, the ROM BIOS may be attached to an alternate bus (typically a higher-performance bus) located within the system, thereby potentia... | 12/14/1999 |
| 5987551 | Attachment or integration of a BIOS device into a computer system using local bus Chipset or a device for attachment of the ROM BIOS within the system architecture. Although normally attached to the ISA bus, the ROM BIOS may be attached to an alternate bus (typically a higher-performance bus) located within the system, thereby potentia... | 11/16/1999 |
| 5966505 | Image outputting method and converting information producing method In a method of producing converting data, a first characteristic curve showing relationship between density value and exposure amount is obtained by forming images on a first photographic material with plural different amounts of exposure and by measuring... | 10/12/1999 |
| 5931931 | Method for bus arbitration in a multiprocessor system One aspect of the invention relates to a method for arbitrating simultaneous bus requests in a multiprocessor system having a plurality of devices which are coupled to a shared bus. In one version of the invention, the method includes the steps of receivi... | 08/03/1999 |
| 5815689 | Method and computer program product for synchronizing the processing of multiple data streams and matching disparate processing rates using a standardized clock mechanism A method and computer program product for synchronizing processing between two or more data streams (e.g., video and sound input) and for rate matching between two different hardware clocks that may drift with respect to one another (e.g., an originating ... | 09/29/1998 |
| 5758180 | Block resizing function for multi-media editing which moves other blocks in response to the resize only as necessary A computer controlled video re-editing system with a "Domino" re-edit function. An edited video comprises a set of ordered video segments. In a video re-editing system a user can re-edit an edited video by adjusting the duration of each video segment. Whe... | 05/26/1998 |
| 5546545 | Rotating priority selection logic circuit A rotating priority selection circuit executes a priority scheme for the purpose of selecting which of several possible instructions that should be executed next in a microprocessor design that allows for the execution of out of sequence instructions. The... | 08/13/1996 |
| 5526407 | Method and apparatus for managing information A method and apparatus for recording, categorizing, organizing, managing and retrieving speech information obtains a speech stream; stores the speech stream in at least a temporary storage; provides a visual representation of portions of the speech stream... | 06/11/1996 |
| 5522069 | Symmetric multiprocessing system with unified environment and distributed system functions A symmetric multiprocessing system with a unified environment and distributed system functions provides unified address space for all functional units in the system while distributing the execution of various system functions over the functional units of ... | 05/28/1996 |
| 5241629 | Method and apparatus for a high performance round robin distributed bus priority network A multiprocessor system includes a plurality of identical central subsystem (CSS) units, a plurality of memory subsystem units and input/output units which connect in common to a system bus. Requests are transferred between a pair of units on a priority b... | 08/31/1993 |
| 5150466 | Flexible distributed bus priority network A multiprocessor system includes a system management facility (SMF) unit, a plurality of central subsystem (CSS) units, a plurality of memory subsystem units and first and second pluralities of input/output units which connect in common to a system bus. R... | 09/22/1992 |
| 4901226 | Inter and intra priority resolution network for an asynchronous bus system A data processing system includes a plurality of units including a bus interface unit (BIU), each of which couple in common to different positions along an asynchronous common system bus. The BIU couples to a plurality of local units which connect to a hi... | 02/13/1990 |
| 4724519 | Channel number priority assignment apparatus A data processing system has a system bus network which includes a distributed priority network for transferring data asynchronously between a number of subsystems which couple to the bus. Each subsystem includes priority logic circuits coupled to receive... | 02/09/1988 |
| 4559595 | Distributed priority network logic for allowing a low priority unit to reside in a high priority position In a data processing system, a bus is provided for the transfer of information between units coupled to the bus. The units are coupled in a priority arrangement which is distributed thereby providing priority logic in each of the units and allowing bus tr... | 12/17/1985 |
| 4096569 | Data processing system having distributed priority network with logic for deactivating information transfer requests A common electrical bus for coupling a plurality of units in a data processing system for the transfer of information therebetween. The units are coupled in a priority arrangement which is distributed thereby providing priority logic in each of the units ... | 06/20/1978 |
