Quotables
"Flight by machines heavier than air is unpractical and insignificant, if not utterly impossible."
Simon Newcomb, astronomer ; Said in 1902, less than two years before the first flight at Kitty Hawk
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 7979486 | Methods and apparatus for extracting integer remainders Methods and apparatus to determine a remainder value are disclosed. A disclosed example method involves, during a compilation phase, causing a processor to multiply a dividend value by a first value to generate a second value associated with a product. The first val... | 07/12/2011 |
| 7962543 | Division with rectangular multiplier supporting multiple precisions and operand types A division method includes determining a precision indicator for the division operation that indicates whether the quotient should be a single precision, double precision, or extended precision floating-point number. The division is performed at a rectangular multip... | 06/14/2011 |
| 7672990 | Digital computation method involving euclidean division A computational method for implementation in an electronic digital processing system performs integer division upon very large (multi-word) operands. An approximated reciprocal of the divisor is obtained by extracting the two most significant words of the divisor, a... | 03/02/2010 |
| 7599982 | Efficient hardware divide operation One embodiment of the present invention provides a system that uses the Newton-Raphson technique to perform a division operation. During operation, the system receives a numerator a and a denominator b. The system then divides a by b by first using the Newton-Raphso... | 10/06/2009 |
| 7321916 | Methods and apparatus for extracting integer remainders Methods and apparatus for determining a remainder value are disclosed. The methods and apparatus extract a residuary subset bitfield value from a binary value that is calculated using a scaled approximate reciprocal value that is associated with a compound exponent ... | 01/22/2008 |
| 7281140 | Digital throttle for multiple operating points A processor includes a digital throttle to monitor the activity of various units of the processor's instruction execution pipeline. The monitored activity is scaled according to the current operating point of the processor and a power state is determined from the sc... | 10/09/2007 |
| 7251673 | Method for performing integer divisions A method of automatic calculation of several integer divisions by a same integer divider, of several successive integer dividends, separated from one another by a constant iteration step, smaller than or equal to the divider, including selecting, from a table of inc... | 07/31/2007 |
| 7236593 | Apparatus for encryption and decryption, capable of use in encryption and decryption of advanced encryption standard An apparatus for encryption and decryption, capable of use in encryption and decryption of advanced encryption standard. Byte substitution operation and inverse byte substitution operation are to be combined. Byte substitution operation can be expressed as y=M*multi... | 06/26/2007 |
| 7194499 | Pipelined divider and dividing method with small lookup table A pipelined divider with a small lookup table is disclosed. The pipelined divider can greatly reduce the size of a lookup table with a low cost to overcome the problems involved in the conventional pipelined divider requiring a large lookup table due to its iterativ... | 03/20/2007 |
| 7191204 | Computing system using newton-raphson method A dividing circuit and square root extracting circuit using the Newton-Raphson method. The number of places of an initial value of the Newton-Raphson method is decreased, and a part of a multiplier is omitted. Therefore the circuit scale is reduced. A circuit dedica... | 03/13/2007 |
| 7170513 | System and method for display list occlusion branching A system and method are provided for conditional branching in a hardware graphics pipeline. Initially, a plurality of graphics commands is received. Condition data is then affected based on at least some of the graphics commands utilizing the hardware graphics pipel... | 01/30/2007 |
| 7167891 | Narrow data path for very high radix division Methods, machines, and systems are provided for very high radix division using narrow data paths. A numerator and denominator are received for a very high radix division calculation. An approximate reciprocal of the denominator is obtained from a data structure. The... | 01/23/2007 |
| 7152088 | SQRT calculator capable of reducing error A SQRT calculator capable of calculation with a minimal error is provided. The integer calculation unit selects a largest integer from a set of integers with a square of each of the integers smaller than an input datum. The transformation unit transforms the selecte... | 12/19/2006 |
| 7149767 | Method and system for determining quotient digits for decimal division in a superscaler processor A method of decimal division in a superscalar processor comprising: obtaining a first operand and a second operand; establishing a dividend and a divisor from the first operand and the second operand; determining a quotient digit and a resulting partial remainder; b... | 12/12/2006 |
| 7139786 | Method and apparatus for efficiently performing a square root operation One embodiment of the present invention provides a system that performs a carry-save square root operation that calculates an approximation of a square root, Q, of a radicand, R. The system calculates Q by iteratively selecting an operation to perform based on highe... | 11/21/2006 |
| 7124161 | Apparatus and method for implementing efficient arithmetic circuits in programmable logic devices Efficient implementation of arithmetic circuits in programmable logic devices by using Look-Up Tables (LUTs) to store pre-calculated values. A table look-up operation is performed in place of complex arithmetic operations. In this way, at the expense of a few LUTs, ... | 10/17/2006 |
| 7117238 | Method and system for performing pipelined reciprocal and reciprocal square root operations A pipelined circuit configured to generate a Taylor's series approximation at least one function, preferably at least one of the reciprocal and the reciprocal square root, of an input value. The circuit is preloaded with or configured to generate a predetermined set... | 10/03/2006 |
| 7080112 | Method and apparatus for computing an approximation to the reciprocal of a floating point number in IEEE format A method and apparatus allows the quick computation of an estimate of the reciprocal of a floating point number in IEEE format. A table with 2k entries allows the computation of an estimate with 2×k+3 good bits. x is a floating point number in IEEE forma... | 07/18/2006 |
| 7065546 | Method of performing quantization within a multimedia bitstream utilizing division-free instructions Methods for enhancing the performance of quantization operations by converting division operations to a combination of multiplication and shift operations, which are preferably performed on a processor supporting single-instruction multiple-data (SIMD) instructions.... | 06/20/2006 |
| 7058675 | Apparatus and method for implementing efficient arithmetic circuits in programmable logic devices Efficient implementation of arithmetic circuits in programmable logic devices by using Look-Up Tables (LUTs) to store pre-calculated values. A table look-up operation is performed in place of complex arithmetic operations. In this way, at the expense of a few LUTs, ... | 06/06/2006 |
| 7013460 | Specifying an invariant property (range of addresses) in the annotation in source code of the computer program Method and apparatus for verifying at runtime an invariant property of a data structure. In various example embodiments, code that verifies whether a runtime value of the data structure is consistent with the invariant property is automatically generated in response... | 03/14/2006 |
| 7013320 | Apparatus and method for remainder calculation using short approximate floating-point quotient An apparatus and method for creating lookup tables of approximate floating-point quotients which exactly represent the underlying value, within the range of the specified precision. The lookup tables are created without any extraneous data beyond what is needed and ... | 03/14/2006 |
| 7006101 | Graphics API with branching capabilities A system, method and computer program product are provided for branching during programmable processing utilizing a graphics application program interface in conjunction with a hardware graphics pipeline. Initially, a first instruction defined by the graphics applic... | 02/28/2006 |
| 7007058 | Methods and apparatus for binary division using look-up table Improved methods of operating a digital data processor to perform binary division include estimating reciprocals of at least selected divisors based on value accessed from a look-up table. For divisors in a first numerical range, the estimation can be based on a val... | 02/28/2006 |
| 7002588 | System, method and computer program product for branching during programmable vertex processing A system, method and computer program product are provided for branching during graphics processing. Initially, a first operation is performed on data. In response to the first operation, a branching operation is performed to a second operation. The first operation ... | 02/21/2006 |
| 6971038 | Clock gating of sub-circuits within a processor execution unit responsive to instruction latency counter within processor issue circuit A processor may include an execution circuit, an issue circuit coupled to the execution circuit, and a clock tree for clocking circuitry in the processor. The issue circuit issues an instruction to the execution circuit, and generates a control signal responsive to ... | 11/29/2005 |
| 6963895 | Floating point pipeline method and circuit for fast inverse square root calculations Methods and systems are provided for fast computation of reciprocal square root for floating-point numbers. A piece-wise linear approximation of the result mantissa is computed in two cycles and used as the input to an iteration sequence that converges cubically. Th... | 11/08/2005 |
| 6954214 | Efficient perceptual/physical color space conversion An imaging or other sensory reproduction system efficiently converts image or other sensory data between a perceptual color space (e.g., the sRGB color space) and a physical color space (unity gamma) or other perceptual/physical sensory models that are related by an... | 10/11/2005 |
| 6941334 | Higher precision divide and square root approximations A floating point unit includes a multiplier, an approximation circuit, and a control circuit coupled to the multiplier and the approximation circuit. The approximation circuit is configured to generate an approximation of a difference of the first result from the mu... | 09/06/2005 |
| 6938062 | Apparatus and method for providing higher radix redundant digit lookup tables for recoding and compressing function values An apparatus and method are disclosed for providing higher radix redundant digit lookup tables for digital lookup table circuits. A compressed direct lookup table unit accesses a redundant digits lookup table that is capable of providing a high order part and a low ... | 08/30/2005 |
| 6782405 | Method and apparatus for performing division and square root functions using a multiplier and a multipartite table The division and square root systems include a multiplier. The systems also include a multipartite table system, a folding inverter, and a complement inverter, each coupled to the multiplier. The division and square root functions can be performed using three scalin... | 08/24/2004 |
| 6769006 | Method and apparatus for calculating a reciprocal A method and apparatus for the calculation of the reciprocal of a normalized mantissa M for a floating-point input number D. A formula for determining the minimum size for the look-up table in accordance with the required precision is provided, as well as formulas f... | 07/27/2004 |
| 6732135 | Method and apparatus for accumulating partial quotients in a digital processor In a digital processor performing division, quotient accumulation apparatus is formed of a set of muxes and a single carry save adder. Partial quotients are accumulated in carry-save form with proper sign extension. Delay of partial quotient bit fragments from one i... | 05/04/2004 |
| 6598065 | Method for achieving correctly rounded quotients in algorithms based on fused multiply-accumulate without requiring the intermediate calculation of a correctly rounded reciprocal A method and apparatus for performing a floating point division of a dividend (a) by a divisor (b) to produce a correctly rounded-to-nearest quotient (q') having a mantissa of P bits in a data processing system is disclosed. In one embodiment, the data pr... | 07/22/2003 |
| 6487575 | Early completion of iterative division A multiplier configured to execute division and square root operations by executing iterative multiplication operations is disclosed. The multiplier is configured to complete divide-by-two and zero dividend instructions in fewer clock cycles by detecting ... | 11/26/2002 |
| 6446106 | Seed ROM for reciprocal computation A method and apparatus for performing a divide operation in a computer are described. The apparatus includes a first memory containing estimated reciprocal terms, and a second memory containing reciprocal error terms. An adder adds a selected estimated re... | 09/03/2002 |
| 6351760 | Division unit in a processor using a piece-wise quadratic approximation technique A computation unit computes a division operation Y/X by determining the value of a divisor reciprocal 1/X and multiplying the reciprocal by a numerator Y. The reciprocal 1/X value is determined using a quadratic approximation having a form: Ax2... | 02/26/2002 |
| 6330000 | Method and apparatus for performing arithmetic division with a machine An arithmetic division for implementation using hardware or software is performed by firstly storing the reciprocal of each nth value in a range 0 to X where n is greater than 1 and storing the differences between the reciprocals of the intervening n-1 va... | 12/11/2001 |
| 6260054 | Reciprocal generator using piece-wise-linear segments of varying width with floating-point format A reciprocal generator is useful for perspective correction for 3D graphics. The input range is divided into many sections. A lookup table contains reciprocal outputs for only two of the sections, the smallest-inputs section and the largest-inputs section... | 07/10/2001 |
| 6240338 | Seed ROM for reciprocal computation A method and apparatus for performing a divide operation in a computer are described. The apparatus includes a first memory containing estimated reciprocal terms, and a second memory containing reciprocal error terms. An adder adds a selected estimated re... | 05/29/2001 |
