Did You Know...
...When G.G. Hubbard learned of his future son-in-law's invention, he called it "only a toy." His daughter was engaged to a young man named Alexander Graham Bell.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 7370069 | Numerical value conversion using a look-up table for coefficient storage A device for performing numerical value conversion of a digital input value in a first unit to a second unit being a natural unit includes a look-up table storing an array of coefficients for performing the numerical value conversion. The look-up table is indexed us... | 05/06/2008 |
| 7221669 | Cellular telephone having improved in-band signaling for data communications over digital wireless telecommunications networks An inband signaling modem communicates digital data over a voice channel of a wireless telecommunications network. An input receives digital data. An encoder converts the digital data into audio tones that synthesize frequency characteristics of human speech. The di... | 05/22/2007 |
| 7129879 | Method of and apparatus for characterizing an analog to digital converter An apparatus for characterising an analog to digital converter, comprising a signal generator for supplying an input signal having a first sinusoidal component to an analog to digital converter and an acquisition device for receiving and storing a plurality of outpu... | 10/31/2006 |
| 7072767 | Simultaneous inversion for source wavelet and AVO parameters from prestack seismic data The present invention provides for a method and apparatus for seismic data processing. Prestack seismic data is obtained that contains a plurality of reflectors. Non-parallel moveout of the plurality of reflectors is utilized to determine a source wavelet using an L... | 07/04/2006 |
| 6978288 | Coefficient update unit A system for updating a control coefficient to a target value during a prescribed number of periodic incremental update increments. The system divides the desired change in the value of the coefficient by the number of update increments. Specifically, the number of ... | 12/20/2005 |
| 6657573 | Phase to sine amplitude conversion system and method A phase-to-sinusoid-amplitude conversion system and method for use in, for example, direct digital frequency synthesizer applications. The system and method convert phase data to signal amplitude data using an approximation of the first quadrant of a sine... | 12/02/2003 |
| 6591205 | Pseudo arbitrary waveform generator A method of waveform generation using a VLSI digital tester unit without an arbitrary waveform generator. A software application produces a series of vectors to drive a digital tester unit from a set of datapoints which defines a waveform needed in the te... | 07/08/2003 |
| 6041337 | Linear function generator method with counter for implementation of control signals in digital logic A method for using linear functions with counter modules for efficient implementation in PALs (Programmable Array Logic), or FPGAs (Field Programmable Gate Arrays) which generate digital control signals to a targeted digital device. An input setting pulse... | 03/21/2000 |
| 5928310 | Digital device control method and system via linear function generator implementation using adder for intercept A system and method in a digital network for developing a digital output control signal Y which is of greater range and sensitivity than an input digital difference signal X wherein Y has a linear functional relationship to X according to a slope paramete... | 07/27/1999 |
| 5655137 | Method and apparatus for pre-processing inputs to parallel architecture computers A pre-processing method and pre-processor decompose a first problem belong to a class of linear algebra problems comprising an input sparse symmetric matrix into a suite of sub-problems. The pre-processor generates a suite of signals representing the inf... | 08/05/1997 |
| 5519647 | Apparatus for and method of generating an approximation function An apparatus (5) for generating an approximation function based on first pairs ((X1, Y1) to (X6, Y6)) of values associating a dependent variable (Y1 to Y6) with an independent variable (X | 05/21/1996 |
| 5499202 | Residue circuit A residue circuit takes weights of even number bits of a dividend as 1 and weights of odd number bits of the dividend as 2. The circuit includes a plurality of adders for summing bits having weight 1 to output weight 1 at a summing output and weight 2 at ... | 03/12/1996 |
| 5493525 | Carry-chain compiler Carry-chain structures useful in circuits such as adders, subtractors, counters and arithmetic logic units (i.e., ALU's). The carry-chain structures have regular architectures that can be conveniently generated in various bit widths by automated compiler ... | 02/20/1996 |
| 5483478 | Method and structure for reducing carry delay for a programmable carry chain A carry-lookahead structure for programmable architectures includes a number of M-bit carry lookahead units, each M-bit unit having two parallel programmable carry paths having AND gates controlled by configuration bits to program the beginning and end of... | 01/09/1996 |
| 5446908 | Method and apparatus for pre-processing inputs to parallel architecture computers A pre-processing method and pre-processor decomposed a first problem belong to a class of linear algebra problems comprising an input sparse symmetric matrix into a suite of sub-problems. The pro-processor generates a suite of signals representing the in... | 08/29/1995 |
| 5359242 | Programmable logic with carry-in/carry-out between logic blocks A programmable logic device. The device includes reprogrammable logic for generating at least one sum-of-products signal (113) and a control term (115). The device further includes a sum-of-products processing circuit (201). The sum of products processing... | 10/25/1994 |
| 5327369 | Digital adder and method for adding 64-bit, 16-bit and 8-bit words An adder for a 64-bit microprocessor which has three modes of operations, specifically, a 64-bit mode, a second mode where the adder in effect is four 16-bit adders and a third mode where the adder is, in effect, eight 8-bit adders. Two levels of Kogge-St... | 07/05/1994 |
| 5321642 | Source of quantized samples for synthesizing sine waves Convergent and extrapolated samples are provided for synthesizing sine waves. In a first embodiment, memory having the sine function, sin(x), mapped therein provides convergent samples. Memory size is reduced in a second embodiment by summing the outputs ... | 06/14/1994 |
| 5257218 | Parallel carry and carry propagation generator apparatus for use with carry-look-ahead adders A parallel carry and carry propagation generator for use with a modulo-2 N-bit operand adder generates the required carry bits to complete the N-bit pair modulo-2 sums as a parallel operation. The logic structure has log2 2N operation levels th... | 10/26/1993 |
| 5208598 | Digital pulse generator using leading and trailing edge placement A digital architecture for a pulse generator includes a triggerable voltage controlled oscillator (VCO) with two alternative sources of frequency control voltage, an internal DAC or a phase frequency comparison with an external timebase. In a top octave o... | 05/04/1993 |
| 5142636 | Memory bank address calculation with reduced instruction execution cycles A microcomputer in which a higher address must be corrected according to a carry or borrow signal generated during address computation for memory reference based on each addressing mode. The microcomputer is provided with a databank register for holding t... | 08/25/1992 |
| 5136539 | Adder with intermediate carry circuit An metal-oxide-semiconductor (MOS) partitioned carry lookahead adder fabricated from a plurality of four bit slice blocks. Each block provides four sum signals and provides a block carry signal. The blocks are organized into groups of optimum size with lo... | 08/04/1992 |
| 5014231 | Randomized digital/analog converter direct digital synthesizer A sine output or phase interpolation direct digital synthesizer for use in satellite programs having a random or pseudorandom code generator for summing a random digital word whose value ranges from zero to just under the least significant bit of a digita... | 05/07/1991 |
| 5003504 | FM modulator for an input impulse signal An FM modulator comprises a first adder for adding an impulse input signal and a feedback signal to produce an added signal, a delay device for receiving and delaying the added signal to produce first and second delayed signals, a multiplying coefficient ... | 03/26/1991 |
| 4864520 | Shape generating/creating system for computer aided design, computer aided manufacturing, computer aided engineering and computer applied technology A form creating system providing a free access to a form to be created through the whole process from its first or design step to its final or manufacturing step. In this system, the position of a third point and the direction of a third straight line are... | 09/05/1989 |
| 4791595 | Digital vector generation with velocity correction by tabulation of counter control signals Method and apparatus for drawing vectors on limited precision display devices in amounts of time approximately proportional to the vector's geometric length. Vectors are drawn by a series of strokes. Each stroke is a series of counter control signals, eac... | 12/13/1988 |
| 4774686 | Serial digital signal processing circuitry A serial-bit digital processing system uses registers and latches to synchronize samples and justify sign-bits. Nominally each processing block in the system includes a sign extend register preceding an arithmetic element and an output register following ... | 09/27/1988 |
| 4736333 | Electronic musical instrument An array of universal processing elements (UPEs) may be interconnected through a switching matrix in response to control words which are in turn produced by a programmed digital computer in response to commands from a keyboard or a data file, thereby rout... | 04/05/1988 |
| 4736201 | High speed image drawing method and apparatus therefor The tangent of the tangential line of an image to be drawn at each point in an orthogonal X-Y coordinate system is classified into two angle regions, a first angle region, where a condition -1ࣘ | 04/05/1988 |
| 4713788 | Burst signal generator A set value of a frequency setting register is accumulated upon each occurrence of a clock signal, and a waveform memory is read out by using the accumulated value as an address. In the waveform memory, amplitude data of one cycle of the waveform of a bur... | 12/15/1987 |
| 4701871 | Signal generator using digital memory The present invention comprises a signal generator which uses digital memory for generating a digital signal which has a value which periodically varies with a memory having 2n addresses in each of which data for one period of the digital signa... | 10/20/1987 |
| 4593372 | Line generating method A start point (x'0,y'0) and an end point (x'm,y'm) of a sub-line are obtained from a start point (x0,y0) and an end point (xm,ym) of a main line, and coordinate data of the... | 06/03/1986 |
| 4580236 | Graphic display apparatus with a vector generating circuit A graphic display apparatus for generating a vector comprises registers for storing a value R of a vector discrimination, a positive increment P and a negative increment N, and flip-flops for storing magnitude information of ƊX, ƊY, and ƊX and ƊY. An ... | 04/01/1986 |
| 4547863 | Integrated circuit three-input binary adder cell with high-speed sum propagation The binary adder cell is provided for summing three input binary variables A, B and C and has a sum output S and a carry output R. The cell comprises a first complemented exclusive-OR gate receiving the input variables A and B and providing an intermediat... | 10/15/1985 |
| 4539694 | Non-linear counting circuit The counting circuit described issues a numerical information which is a non-linear function of the number of pulses applied to its input. The circuit comprises dividers which divide by integers Ki the pulses applied to their inputs. A first selecto... | 09/03/1985 |
| 4539692 | Digital automatic gain control circuit for PCM signals A digital tone detector circuit characterizes the received PCM encoded signals as one of a plurality of call progress tones, voice signals or silence. The PCM signal is linearized and normalized to a predetermined level in a digital automatic gain control... | 09/03/1985 |
| 4521865 | Programmable function generator A signal consisting of a sequence of contiguous line segments is generated to simulate a function. First programmable inputs define a first parameter (duration) corresponding to each of the line segments. Control signals are generated which are representa... | 06/04/1985 |
| 4482974 | Apparatus and method of phase-to-amplitude conversion in a sine function generator A sine wave generator uses a phase-to-amplitude converter (PAC) which functions with a novel multiplier. By using pipelined adders, intermediate amplitude and slope data from storage are combined to get an output amplitude which is equivalent to that from... | 11/13/1984 |
| 4481605 | Display vector generator utilizing sine/cosine accumulation The vector generator comprises X and Y digital-to-analog converters providing X and Y deflection voltages to a cathode ray tube display. X and Y digital accumulators provide respective inputs to the X and Y digital-to-analog converters. The word lengths o... | 11/06/1984 |
| 4479192 | Straight line coordinates generator A new and improved straight line coordinates generator to determine and generate the coordinates of a group of lattice points [Pk (k=1, 2, . . . , n-1)] to simulate an actual line defined by connecting the two lattice points PO (X | 10/23/1984 |
