Bizarre Patents
Crispy Chip Sandwich and Process of Producing a Sandwich Product
A food product comprising a multilayer cookie or snack having outer layers formed from a crispy type edible food product such as a potato chip or corn chip, etc. with an intermediate marshmallow layer being in contact with the inner surface of each crispy chip and one or more filler substances.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 7355454 | Energy recovery boost logic A boost circuit is disclosed that includes a plurality of transistors connected between complementary phases of a clock signal. The boost circuit further includes a first electrical node connected between at least two of the plurality of transistors wherein the plur... | 04/08/2008 |
| 7315212 | Circuits and methods for implementing transformer-coupled amplifiers at millimeter wave frequencies Circuits and methods are provided for building integrated transformer-coupled amplifiers with on-chip transformers that are designed to resonate or otherwise tune parasitic capacitances to achieve frequency tuning of amplifiers at millimeter wave operating frequenci... | 01/01/2008 |
| 7199409 | Device for subtracting or adding charge in a charge-coupled device The present invention provides an apparatus for adding or subtracting an amount charge to or from a charge packet in a CCD as the packet traverses the CCD. The apparatus uses a “wire transfer” device structure to perform the addition or subtraction of charge dur... | 04/03/2007 |
| 7084673 | Output driver with pulse to static converter A pulse to static converter for SRAM in which the converter latch is comprised of two cross-coupled, complementary, FET pairs. The FETs of each pair are coupled drain to drain between a positive voltage source and ground. The output state of SRAM sense amplifier is ... | 08/01/2006 |
| 7015520 | Charge-coupled devices having efficient charge transfer rates A camera includes a charge-coupled device having a substrate or well of a first conductivity type; a buried channel of a second conductivity type; a dielectric disposed on the substrate; six gates disposed on the dielectric that are space oriented sequentially 1 | 03/21/2006 |
| 7003068 | Device for subtracting or adding a constant amount of charge in a charge-coupled device at high operating frequencies A circuit for adding or subtracting an amount of charge from a charge sample, such as in a Charge Coupled Device (CCD), by portioning and pipelining the processing stages, to avoid introducing a memory effect. The operation, such as subtraction, is split into multip... | 02/21/2006 |
| 6958631 | High-speed current switch circuit A high-speed current switch circuit of this invention has an n-type MOS transistor Q11 which switches and outputs a current, and a control circuit 11 which performs switching control of the MOS transistor Q11. In the control circuit 11, a... | 10/25/2005 |
| 6862333 | CMD and CMD-carrying CCD device This invention controls the signal amplification rate in a simple way with high precision in a CMD or CMD-carrying CCD device. CMD 12 has plural sections, such as M sections (U1-UM), each of which is a CMD unit U that can perform a charge mu... | 03/01/2005 |
| 6825877 | Multiplex bucket brigade circuit A sensor chip assembly time delay integration circuit useful with image sensing arrays uses a duplex bucket brigade circuit (120) with two or more charge transfer paths, a number of capacitors (130, 133, 136) common to the charge transfer paths, and a ... | 11/30/2004 |
| 6784412 | Compact image sensor layout with charge multiplying register The image sensing device incorporates a charge multiplication function in its serial register. The design layout is compact in size and the charge multiplication register consists of multi-channel sections that are evenly positioned around the periphery of the image... | 08/31/2004 |
| 6784929 | Universal two dimensional (frame and line) timing generator A programmable two-dimensional timing generator according to the invention employs a clock generator (102) and a user-defined two-stage waveform generator (106, 108). A single static random access memory (SRAM) (112) stores a user-defined wavefo... | 08/31/2004 |
| 6728330 | Register arrangement for a microcomputer with a register and further storage media There is provided a register system of a microcomputer having a register that includes at least one register bit and having an additional storage arrangement allocated to the register and on which the data content of the register is able to be intermediately stored.... | 04/27/2004 |
| 6459077 | Bucket brigade TDI photodiode sensor A TDI sensor includes a bias charge voltage circuit, a reset voltage circuit, a bucket brigade column having a plurality of nodes, and a plurality of pinned photodiodes. Each photodiode is formed integral with a corresponding node of the bucket brigade co... | 10/01/2002 |
| 6215840 | Method and apparatus for sequential memory addressing Circuits for sequentially addressing memory locations in time with pulses received from a clock are disclosed. The circuits may provide a positive voltage output signal at successive output nodes associated with corresponding stages in the circuit respons... | 04/10/2001 |
| 6036834 | Process and devices for the electrolytic formation of a deposit on a chosen group of electrodes A method and device for the electrolytic formation of a deposit on a group of electrodes of an electrolysis support. The support has a plurality of electrodes. Electric charges are selectively deposited on chosen electrodes. The support is placed in the p... | 03/14/2000 |
| 5952685 | Signal processing applications of massively parallel charge domain computing devices The present invention is embodied in a charge coupled device (CCD)/charge injection device (CID) architecture capable of performing a Fourier transform by simultaneous matrix vector multiplication (MVM) operations in respective plural CCD/CID arrays in pa... | 09/14/1999 |
| 5848305 | Circulating shift register and distance measuring device When a voltage signal corresponding to charges circulating a circulating shift register including charge transfer channels, which are arranged in a ring pattern, are read out from the shift register as a signal value, since clocks for circulating the char... | 12/08/1998 |
| 5694445 | Semiconductor device with means for charge recycling A semiconductor device of the invention is provided with a charge-discharge capacitor and plural charge collecting capacitors which are respectively connected in parallel to the charge-discharge capacitor via switches. The charge-discharge capacitor is no... | 12/02/1997 |
| 5585652 | Method and apparatus for real-time background illumination subtraction The present invention is directed to methods and apparatus for accurately detecting light energy of a signal of interest (e.g., a laser pulse) even when the signal-to-noise ratio is relatively low. The present invention is further directed to accurate det... | 12/17/1996 |
| 5508538 | Signal processing applications of massively parallel charge domain computing devices The present invention is embodied in a charge coupled device (CCD)/charge injection device (CID) architecture capable of performing a Fourier transform by simultaneous matrix vector multiplication (MVM) operations in respective plural CCD/CID arrays in pa... | 04/16/1996 |
| 5396527 | Recovered energy logic circuits A logic circuit is driven by a single alternating voltage power supply so that the energy stored in parasitic capacitances can be mostly recovered, rather than dissipated, as in conventional logic designs. Successive stages of the logic circuit are of opp... | 03/07/1995 |
| 5379252 | Memory device The present invention provides a memory device for realizing an analog memory that or a multilevel memory easy to produce and requires only small scale circuitry. The memory device comprises: a CCD array "Ai" linearly arranged a refresh circuit "R" connec... | 01/03/1995 |
| 5371397 | Solid-state imaging array including focusing elements A solid-state imaging device includes a semiconductor substrate in which an element part including a plurality of light responsive elements for generating charge carriers in response to incident light and a transfer part for transferring the charge carrie... | 12/06/1994 |
| 5362978 | Method for establishing an electrical field at a surface of a semiconductor device A thinned backside illuminated charge-coupled imaging device has improved quantum efficiency by providing a sharp ion implant distribution profile (20) disposed at the rear surface (22) of the device. The sharp ion implant distribution profile (20) is for... | 11/08/1994 |
| 5357548 | Reversible charge transfer and logic utilizing them Logically and thermodynamically reversible charge transfer (RCT) devices and logic are provided for conditionally transferring individually identifiable charge packets from one or more sources to one or more destinations under the control of one or more a... | 10/18/1994 |
| 5291083 | Bucket brigade analog delay line with voltage limiting feedback A bucket brigade analog delay line with voltage limiting feedback includes an input stage for receiving an input signal and a series of delay stages coupled to the input stage for propagating the input signal through the line. Each delay stage contains a ... | 03/01/1994 |
| 5274687 | Source-follower circuit for CCD image sensor The present invention is directed to an output circuit for a charge transfer device which can reduce a coupling voltage of a floating diffusion type charge detecting section and in which a DC fluctuation of an output from a source-follower stage can be su... | 12/28/1993 |
| 5268583 | Homogenizing electrical signals generated by a detection system and transmitted to an exploiting system An exploiting or readout circuit for a linear or matrix type photodetector array is of the multiplex type, such as a charge-coupled device (CCD). The exploiting circuit has a number of input stages corresponding to the number of photodetectors or similar ... | 12/07/1993 |
| 5239565 | Driving circuit for a charge transfer apparatus In this invention, a plurality of clock buffers are provided to supply clock signals to a charge transfer apparatus. These clock buffers are driven by the same basic clock which is introduced through a plurality of clock logics. Accordingly, even if the c... | 08/24/1993 |
| 5220587 | Output circuit for a CCD with a D.C. restoration circuit integrated together with the CCD in a monolithic semiconductor chip An amplification MOSFET in a source ground form receives at its gate an output signal of a source-follower circuit through a second capacitor. The source-follower circuit, on the otherhand, receives a voltage of a first capacitor which receives a signal c... | 06/15/1993 |
| 5200983 | Fiso analog signal acquisition system employing CCD array storage A FISO analog signal acquisition system includes a plurality of CCD arrays (20a-20d), with each array containing a plurality of CCD serial registers (22). Each serial register (22) has a first cell (23) and a large number of additional cells (24) coupled ... | 04/06/1993 |
| 5115155 | CCD delay line A charge-coupled device (CCD) delay line having a temperature compensation circuit capable of compensating for temperature variations for providing an accurate and consistent delay of an input signal. The temperature compensation circuit includes first an... | 05/19/1992 |
| 5093589 | Charge injection circuit having impedance conversion means A charge injection circuit for injecting a charge to a signal processing circuit has a photo-voltaic element for generating a photocurrent when an infrared light is received, a field effect transistor used for injecting the charge to the signal processing... | 03/03/1992 |
| 5077762 | Charge transfer device having MIM structures and method for driving the same There is provided a one-dimensional MIM array having MIM structures arranged on an insulative substrate in a lateral direction and each used as a unit for storing a signal charge, for sequentially storing and transferring the signal charges between the ad... | 12/31/1991 |
| 5068701 | Device for reading out quantities of electrical charge supplied by photodiodes having a semiconductor substrate The invention concerns a device for reading quantities of electrical charge supplied by photodiodes. These photodiodes (1) are arranged at the intersections of rows and columns (4,5) of a matrix (area) array. The device consists of means (6) for storing c... | 11/26/1991 |
| 5047862 | Solid-state imager A solid-state imager comprising a substrate of a semiconductor material of one conductivity type having a major surface. A plurality of photodetectors are in the substrate and are arranged in an array of rows and columns. A separate CCD shift register is ... | 09/10/1991 |
| 5040071 | Image sensor having multiple horizontal shift registers An image sensor is disclosed which comprises an imaging region and horizontal shift registers which receive charge carriers generated in the imaging region and transfer them to an output circuit for processing. In order to facilitate the transfer of charg... | 08/13/1991 |
| 5019884 | Charge transfer device In a charge transfer device including spaced apart channels on a semiconductor substrate, first electrodes are disposed in gaps between the channels, second electrodes are disposed opposite alternate channels overlapping the adjacent first electrodes, and... | 05/28/1991 |
| 4994875 | Virtual phase charge transfer device A uniphase, buried-channel, semiconductor charge transfer device wherein a portion of each cell includes an inversion layer, or "virtual electrode" at the semiconductor surface, shielding that region from any gate-induced change in potential. Each cell is... | 02/19/1991 |
| 4990985 | Charge coupled device having a parallel-serial converting portion A charge coupled device includes a plurality of first CCD shift-registers transferring charge signals in parallel and a second CCD shift-register receiving the charge signals from the first CCD shift-registers for a parallel-serial coversion, the second C... | 02/05/1991 |
