Wearable Device For Feeding and Observing Birds and Other Flying Animals
A device for feeding and observing flying animals comprising a hat, a support mounted on the hat and extending outward from the hat, and a feeder mounted on the support.
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 7190756 | Hybrid counter with an asynchronous front end Integrated circuit counting apparatuses are described. More particularly, a hybrid counter (203) including an asynchronous counter (310) front end and a synchronous counter (311) back end is described. The asynchronous counter (310) inclu... | 03/13/2007 |
| 7091756 | Integrated circuit A frequency divider circuit is provided having an even number of amplifier stages connected in series with the output of the last amplifier stage connected to the input of the first amplifier stage; and modulating means responsive to an input signal to be frequency ... | 08/15/2006 |
| 7003067 | High-speed synchronous counters with reduced logic complexity Described are fast synchronous counters with reduced combinatorial logic. In one embodiment, a four-bit shift register is configured in a ring and preset with a data pattern (e.g., 1000). The register is then rapidly shifted into any of four unique states. Combinato... | 02/21/2006 |
| 6950490 | Fault state detection mechanism for a ring-counter-based frequency divider-by-N that generates non-overlapping N-phases of divide-by-N clocks with 1/N duty ratio A fault state detector for a ring counter is formed from unit current sources each switched under the control of a different one of the outputs of the ring counter. The currents switched in that manner are passed through a unit resistance to generate a voltage signa... | 09/27/2005 |
| 6826249 | High-speed synchronous counters with reduced logic complexity Described are fast synchronous counters with reduced combinatorial logic. In one embodiment, a four-bit shift register is configured in a ring and preset with a data pattern (e.g., 1000). The register is then rapidly shifted into any of four unique states. Combinato... | 11/30/2004 |
| 6826250 | Clock divider with error detection and reset capabilities Apparatus and method for generating a divided clock signal. A ring counter is provided with a sequence of output states. During steady-state operation, a different one of the output states is set at a first logical level and each of the remaining output states is se... | 11/30/2004 |
| 6795000 | Programmable converter having an automatic channel sequencing mode A counter circuit is provided which is particularly suitable for controlling cyclical events. The counter consists of a chain of logic elements 160, 167, 164 which sequentially pass a ‘1’ along the chain in response to a clock signal. Each element is also... | 09/21/2004 |
| 6661864 | Counter circuit for detecting erroneous operation and recovering to normal operation by itself A counter circuit includes a plurality of flip flop circuits (FF circuits) sequentially connected for receiving a common clock signal, and two-input logic gates each having an input connected to an output of a corresponding FF circuit and the other input ... | 12/09/2003 |
| 6134291 | Acoustic ink jet printhead design and method of operation utilizing flowing coolant and an emission fluid A droplet emitter with an array of droplet emitting devices constructed such that one flowing liquid is used to create the droplets while a second low acoustic impedance liquid can be used to both make the transfer of acoustic energy to the first liquid m... | 10/17/2000 |
| 5526390 | Decoded counter with error check and self-correction A decoded counter employing a shift register and a zero-detect circuit has the ability of returning to a correct state within a limited number of clock cycles if an invalid state is accidentally assumed by the counter. One of the flip-flops is provided wi... | 06/11/1996 |
| 5373542 | Counter circuit capable of generating adjustable precise desired frequency A programmable counter composed of D-type flipflops receives a clock pulse having a constant frequency and is configured to generate a count pulse when a count value reaches a programmed number. A ring counter composed of D-type flipflops receives the cou... | 12/13/1994 |
| 4914616 | Coded incrementer having minimal carry propagation delay As the incrementer of the invention comprises a shift register for its lower order bits, while its higher bit portions are constructed in the same way as a conventional incrementer, the incrementer can give output signals directly to a memory and the like... | 04/03/1990 |
| 4727481 | Memory addressing device An addressing device for a memory, such as a dynamic memory ROM or RAM, addressable by address words at a predetermined clock-period rate. Each address word is made up of first and second address words composed of least significant and most significant bi... | 02/23/1988 |
| 4641102 | Random number generator A random number generator (RNG) uses an edge-triggered D-type flip-flop with a high frequency square wave having an approximately 50 percent duty cycle connected to a data input terminal and a low frequency square wave connected to a clock input terminal,... | 02/03/1987 |
| 4535465 | Low power clock generator circuit A digital clock generator circuit including a series of inverters connected in cascade with the output of the final stage connected to the input of the first stage in a ring counter fashion. Each inverter includes a first circuit to precharge a node, a se... | 08/13/1985 |
| 4523108 | Averaging circuit An averaging circuit includes a number of sample/hold circuits which cyclically sample/hold an input signal, the outputs of the sample hold circuits being added and applied to a comparator. A further sample/hold circuit sample/holds an internal input sign... | 06/11/1985 |
| 4472818 | Data separator A data separator for providing data and clock information derived from a floppy disk to a controller includes a synthetic oscillator phase-locked loop which adjusts the phase of the derived clock, thereby to tend to position data inputs within the central... | 09/18/1984 |
| 4459435 | Telephone privacy apparatus A privacy circuit for selective connection to a telephone line to provide for silencing of a preselected number of ringing signals before subsequent ringing signals are transmitted to a telephone to be heard by a user. The circuit derives power entirely f... | 07/10/1984 |
| 4427970 | Encoding apparatus A sequence of or controls pulse-transfer stages supplies or controls pulses between a start limit and a stop limit in the sequence. The device whose position is to be encoded selects and controls a responsive means in a limiting stage. Each stage has a pu... | 01/24/1984 |
| 4403334 | Monolithically integrable semiconductor circuit A monolithically integrable semiconductor circuit having an input section into which respective electrical signals which are to be evaluated and which have been provided by groups of binary pulses are serially feedable, includes a clock-controlled shift r... | 09/06/1983 |
| 4390780 | LSI Timing circuit for a digital display employing a modulo eight counter This disclosure relates to a timing circuit for a digital display, which circuit includes a series of counters, each having four stages such that each counter will drive the next stage only when it has progressed from zero to seven. By reading out the sta... | 06/28/1983 |
| 4281254 | Self scanned photosensitive array A photosensor array with single transfer register (36) and individual transfer gates (38) for conducting signal packets derived from the photosensors (12) of the array to the transfer register phase gates. The number of phase gates of the transfer registe... | 07/28/1981 |
| 4268900 | Device for controlling a plurality of converters A device for controlling a plurality of parallel connected converters which includes a reference circuit for controlling the converters, a frequency divider having a number of outputs corresponding to a number of the converters, and a plurality of ring co... | 05/19/1981 |
| 4204177 | Non-recursive digital filter with reduced output sampling frequency Non-recursive digital filters having an output sampling frequency which is a factor of r lower than the input sampling frequency. A number of filters are described in which for each value of r and N (N being the number of filter coefficients) the time whi... | 05/20/1980 |
| 4193539 | Signal generator A timing generator which may be used for multiple-cycle controllers is disclosed. A Johnson counter which may have a selectively operable delay interposed between successive stages is utilized with an oscillator and a plurality of multiplexers to provide ... | 03/18/1980 |
| 4142152 | Sensing arrangements This disclosure relates to a directional sensing arrangement including a rotatable member having a plurality of permanent magnets which magnetically influence a first and second spaced stationary sensor. The rotation of the member causes the magnets to se... | 02/27/1979 |
| 4023048 | Self-scanning photo-sensitive circuits High density self-scanning photo-sensitive circuits employ a voltage transfer mode with charge amplification. The circuits include a field effect transistor and a capacitor coupled from the gate electrode of the transistor through a diode to the source el... | 05/10/1977 |
| 3962701 | Coded counting sequence and logic implementation thereof to drive a display pattern An integrated circuit is disclosed providing the logic to generate a unique binary coded numerical counting sequence and a corresponding decoded segment select sequence to subsequently activate particular segments comprising a display pattern at predeterm... | 06/08/1976 |