Lawrence Welk, the bandleader who entertained millions of Americans over a generation of broadcasting his TV show, once received a patent: for a music-themed design of an ashtray.
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8144828 | Counter/timer functionality in data acquisition systems A counter module may include a first set of registers configured to store respective sets of first control data, a second set of registers configured to store respective sets of second control data, a first counter and a second counter. The first counter may be coup... | 03/27/2012 |
| 7170861 | Distributed device identifier numbering and total device counting algorithm with smart time division multiplexed serial port A distributed method and apparatus for assigning a unique identifier number to devices connected in a sequential fashion and determining a total device count is presented. Additionally, a method and apparatus for enabling the support of a variable number and type of... | 01/30/2007 |
| 6950138 | Gray code counter Conventionally, it is difficult to design the logic of a Gray code counter that can be used in interlaced counting. Even though interlaced counting is possible with a Gray code counter, the number of simultaneously changing bits increases greatly depending on the nu... | 09/27/2005 |
| 6947077 | Fast and accurate adjustment of gain and exposure time for image sensors A proportional counting circuit generates count values for use in variably adjusting gain and exposure time of an image sensor array. The count values are adjusted in proportion to the current count value. This technique allows for fast and accurate adjustment of ga... | 09/20/2005 |
| 6704387 | Method and apparatus for normalized bit counting A method and apparatus for providing of normalizing a bit count is provided. The method comprises counting bits for a first frame, and normalizing a target bit in a target frame using the bits of the frame. The method then comprises counting to the normal... | 03/09/2004 |
| 6483889 | Shift register circuit A shift register circuit is provided that is adaptive for reducing a swing width of a clock voltage. In the shift register, a plurality of stages, one for each scanning line, generate first driving signals in response to first and second clock signals. A ... | 11/19/2002 |
| 6473485 | Charge pump leakage current compensation systems and methods A leakage current compensation system and method is disclosed that reduces frequency spurs and phase offset in a frequency synthesizer. The leakage current is determined based on the phase offset of the frequency synthesizer relative to a reference clock.... | 10/29/2002 |
| 6226344 | Generation of a time period A time period (Td) is generated with a high accuracy and a high resolution. At a starting instant (ti) of the time period (Td), an analog integration operation (3) is started to generate an integration value (ios). At a certain instant (t1), the analog in... | 05/01/2001 |
| 6226345 | High speed clock having a programmable run length The present invention is embodied in a system and method for using cascaded counters with a programmable branch and one or more event clocks that together provide the capability to generate clock pulses at high speed. Further, the programmable counter of ... | 05/01/2001 |
| 6222900 | Counter device There is provided a counter device comprising a master counter for counting an input signal applied thereto and a plurality of local counters disposed in a plurality of functional blocks, respectively, each for counting the input signal applied thereto, a... | 04/24/2001 |
| 6118387 | Counter When a cylinder is urged to displace a piston rod, and a pulse signal is inputted into a counter from an encoder, then the number of pulses of the pulse signal is counted by a counting section. A time-measuring section starts measurement for the elapsed t... | 09/12/2000 |
| 5872827 | Method for producing a result and device for the implementation thereof A method for producing a result prepared from asynchronous external events, wherein two mutually independent counting processes are activated, the temporal coincidence of the ends of counting of these two processes are verified and, on the basis of the in... | 02/16/1999 |
| 5550885 | Control device for power saving A control device for power saving for personal computers, printers, etc. which generates a suspension signal or a power-off signal to perform power saving by detecting input horizontal and vertical sync signals. The suspension signal provides a suspension... | 08/27/1996 |
| 4754163 | Pulse generator with adjustable pulse frequency, pulse width and pulse delay A pulse generator with adjustable pulse frequency, pulse width and pulse delay contains a start-stop oscillator (1) whose oscillator pulses are counted by a counter (2) in adjustable counting cycles. After each counting cycle, the oscillator (1) is shut d... | 06/28/1988 |
| 4450574 | Control circuit for liquid chromatograph A circuit for controlling the proportions of a plurality of solvents being introduced into a column of a liquid chromatograph. The circuit compensates for the compressibility of liquids by dividing the time during each pumping cycle during which the pump ... | 05/22/1984 |
| 4398085 | Universal timing array A universal timing array (UTA) comprising a branch and increment logic circuit and multiple 2-bit counter cells is fabricated as a single large scale integrated circuit and is adapted to implementing various timing and control functions in digital compute... | 08/09/1983 |
| 4398257 | Customer queue control method and system A customer queue control system for an establishment having a plurality of customer service stations utilizes a main queue and a plurality of local queues, and includes a detector to detect the presence of a customer at the head of the main queue, keys at... | 08/09/1983 |
| 4099048 | Count logic circuit A series arrangement of a plurality of divide by N circuits, where N is a predetermined number of events, develops an output signal in response to the occurrence of each integer power of N events. A logic circuit increments a counter in response to each o... | 07/04/1978 |
| 4058708 | Bar code reader and decoder A bar code reader and decoder for reading and decoding linear bar coded information through the use of a logarithmic time base generator. The ratio of the widths of the coding segments are computed for decoding the bar coded data by utilizing a logarithmi... | 11/15/1977 |
| 4024509 | CCD register array addressing system including apparatus for by-passing selected arrays A serial addressing system for arrays. Each array is comprised of a plurality of charge coupled device (CCD) registers. All of the registers comprising an array are addressed simultaneously, but only one of n arrays is accessed at a time. A serial address... | 05/17/1977 |
| 4009374 | Pseudo-random bidirectional counter A pseudo-random counter, comprising any conventional shift register having a plurality of flip-flop stages, affords counting capability in two directions, either left or right, by providing logic circuit means for generating from the flip-flop outputs a f... | 02/22/1977 |
| 4009371 | Averaging counter An averaging counter for measuring the elapsed time between events comprising means whereby counting and adding together can be performed using a single counter such as a binary counter and associated control gating means to make the counter switch from o... | 02/22/1977 |
| 3997764 | Method for the conversion of a frequency into a number Method for the conversion of a frequency into a number, characterized in t use is made of a reversible counter driven by a logic control circuit receiving clock pulses and a frequential input signal formed by pulses having a period of a in addition to a ... | 12/14/1976 |
| 3964059 | Method and apparatus for statistical counting A method and apparatus for counting a large number of events by storing in a register a smaller number statistically related to the large number. An estimate v is stored representing the actual number of events n according to a logarithmic relationship. The re... | 06/15/1976 |