Quotables
"That the automobile has practically reached the limit of its development is suggested by the fact that during the past year no improvements of a radical nature have been introduced."
Scientific American ; Jan. 2 edition, 1909
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 7876873 | Asynchronous ping-pong counter and thereof method An asynchronous ping-pong counter is disclosed. The asynchronous ping-pong counter comprises a first asynchronous counter, a second synchronous counter, and a controller, the asynchronous ping-pong counter operates between a first state and a second state. In the fi... | 01/25/2011 |
| 7664220 | Visual device, interlocking counter, and image sensor An interlocked counter including a synchronous counter, a logic gate for judging end-value, a logic gate for amplifying an interlocking signal, at least one latch circuit for the interlocking signal, a logic gate for the interlocking signal, and a logic gate for an ... | 02/16/2010 |
| 7292177 | Counter circuit, AD conversion method, AD converter, semiconductor device for detecting distribution of physical quantities, and electronic apparatus An asynchronous counter that is capable of switching count mode includes flip-flops, and three-input single-output tri-value switches respectively provided between the adjacent pairs of the flip-flops. The tri-value switches switch among three values, namely, non-in... | 11/06/2007 |
| 7190342 | Shift register and display apparatus using same In a shift register, which is for use in an image display apparatus of the TFT active matrix type in which a driver circuit is integrally provided on a display panel, and which is so arranged as to boost a start pulse SP to a start pulse SPO by using a level shifter... | 03/13/2007 |
| 7123679 | Counter having improved counting speed A counter having enhanced counting speed is provided. The counter includes first through N-th output signal generators. The first output signal generator responds to a clock signal and outputs a first output signal in which a low level and a high level are output on... | 10/17/2006 |
| 7109810 | Oscillator with tunable capacitor Circuitry for controlling the oscillation frequency of an oscillator by using a digitally tunable on-chip capacitor bank. The capacitor bank includes a plurality of on-chip capacitors, each of which is independently selectable by a control signal for providing a sel... | 09/19/2006 |
| 7058839 | Cached-counter arrangement in which off-chip counters are updated from on-chip counters In a first aspect, a counter is maintained in main memory, and a corresponding counter having a smaller number of bits is maintained in cache memory. The counter in cache memory is incremented and when a certain count threshold is reached, the corresponding counter ... | 06/06/2006 |
| 7034479 | Digital interface for driving at least a couple of power elements, in particular in PWM applications A digital interface for driving at least one complementary pair of first and second power elements connected in an inverter configuration between first and second voltage references is provided. The digital interface includes a first input terminal for receiving a P... | 04/25/2006 |
| 7009438 | Trans-admittance trans-impedance logic for integrated circuits A logic circuit with improved performance when operating at the limits of the transistor's bandwidth. In particular, a latch includes a clocked trans-admittance stage circuit for receiving a voltage and producing a current output, and an active load, such as a trans... | 03/07/2006 |
| 6947077 | Fast and accurate adjustment of gain and exposure time for image sensors A proportional counting circuit generates count values for use in variably adjusting gain and exposure time of an image sensor array. The count values are adjusted in proportion to the current count value. This technique allows for fast and accurate adjustment of ga... | 09/20/2005 |
| 6836853 | Non-volatile memory based monotonic counter A value for a first counter is maintained. A value for a second counter based on a content of a non-volatile memory is maintained. Updates to the value for the first counter and to the value for the second counter are controlled. ... | 12/28/2004 |
| 6757352 | Real time clock with a power saving counter for embedded systems A real time clock counter includes a serially connected plurality of register units, each register unit having a bit register for storing clock data, a half adder for incrementing the clock data stored in the bit register, and an activation circuit for activating th... | 06/29/2004 |
| 6741670 | Counter circuit and reset therefor A counter stage generally comprises a flip-flop and a reset circuit. The flip-flop may be configured to toggle a flip-flop signal between a first and a second state in response to a count signal applied to a clock input to effect a counting operation. The reset circ... | 05/25/2004 |
| 6735270 | Asynchronous up-down counter and method for operating the same An asynchronous up-down counter includes a plurality of counter blocks. Each of the counter blocks has a counter output, an up-down control output, and an up-down control input. A counter signal output from each of the counter blocks has at least two bits. The async... | 05/11/2004 |
| 6556645 | Multi-bit counter A multi-bit counter of the present invention is capable of high-speed operation because the time needed for increasing count values and combining count bits for a carry can be minimized by presetting all bit combinations for a unit having multiple bits an... | 04/29/2003 |
| 6459310 | Divide by 15 clock circuit A clock divider circuit for generating an output clock signal derived from an input clock signal with the output clock signal having a selected frequency and duty cycle. The clock divider circuit comprises a linear shift register with a feedback loop. Dat... | 10/01/2002 |
| 6449329 | Dual-edge M/N:D counter A counter for synthesizing clock signals with minimal jitter. The inventive counter has a first counter stage; a look-ahead circuit input connected to said first counter stage; and a selection circuit for choosing between an output of said first counter s... | 09/10/2002 |
| 6407597 | Semiconductor device capable of immediately recovering from erroneous state to normal state A reset circuit outputting a reset signal /RESET when detecting an abnormal state in a ring counter is provided. The reset circuit divides the outputs of flip-flops constituting the ring counter into two groups, and check if either of the groups has "H" d... | 06/18/2002 |
| 6222900 | Counter device There is provided a counter device comprising a master counter for counting an input signal applied thereto and a plurality of local counters disposed in a plurality of functional blocks, respectively, each for counting the input signal applied thereto, a... | 04/24/2001 |
| 6219798 | Hold-reset mode selection counter and operation method thereof A hold/reset mode selection counter includes a counter unit composed of a plurality of counter blocks to perform a counting operation, a mode selection unit that detects a count enable signal length, and a control unit that enables or disables the counter... | 04/17/2001 |
| 6114915 | Programmable wide-range frequency synthesizer Method and circuitry for a frequency synthesizer having wide operating frequency range. The frequency synthesizer uses multiple programmable loadable counters in a phase-locked loop arrangement to generate any combination of clock frequencies based on use... | 09/05/2000 |
| 6091794 | Fast synchronous counter A synchronous counter circuit having a plurality of bit counting stages, each corresponding to a bit position for representing counts, from a least significant bit to a most significant bit. Each bit counting stage includes a flip-flip circuit and a synch... | 07/18/2000 |
| 6057719 | Programmable, self-resetting divider A programmable, self-resetting divider includes a modified Linear Feedback Shift Register (LFSR) counter that starts in an initial state and increments through a count range. The self-resetting divider also includes a reset circuit that detects a pre-sele... | 05/02/2000 |
| 6020807 | Sealed case hold open thermostat A thermostat includes a case, including an exterior, that is made of conductive material. A cover plate is made of a conductive material. The cover plate is connected to the case to define a sealed interior. The cover plate has a contact projecting into t... | 02/01/2000 |
| 5764108 | Apparatus for reducing power consumption of device controlled by counter and noise due to counter reload An apparatus for reducing the power consumed by, and the noise generated at the output of a charge pump which is part of a phase locked loop circuit. A reduction in the power consumed by the charge pump is achieved by synchronizing the powering up of the ... | 06/09/1998 |
| 5737633 | Serial data receiving device having a memory for storing a reception permit signal which enable or disable the device from hand-shaking with the transmitting device A serial data receiving device comprises a first memory means for storing serial data while shifting the data bit by bit whenever receiving each one bit of the data and converting the serial data into parallel data when all the bits constituting the seria... | 04/07/1998 |
| 5675271 | Extended chip select reset apparatus and method An extended chip select reset circuit to generate a reset signal for a device, such as a SLAC, using the chip select line. When the chip select line has been maintained in an active state for at least a predetermined amount of time corresponding to a plur... | 10/07/1997 |
| 5535379 | Timer apparatus capable of writing identical data to a plurality of timers built in a microcomputer A timer apparatus which is provided with a control circuit 80, annexed to each of timers 1-1, 1-2 and 1-3 generating a control signal making the register 3 write data outputted from a CPU 50 when both a write signal 5 generated by the CPU 50 for writing d... | 07/09/1996 |
| 5481582 | Rapidly resettable counting device A rapidly resettable counting device is described, which is particularly suitable for use in signal processors and which comprises a counter (1) receiving a clock signal at an input and supplying its output signal to a first register (2) clocked by the cl... | 01/02/1996 |
| 5469485 | Frequency divider A frequency divider, constituted by N divide-by-two binaries, comprises logic circuits that enable the generation of a signal of the end of the frequency division by means of the change in state of the most significant bit generated by the Nth order divid... | 11/21/1995 |
| 5454018 | Counter circuit with automatic reset A ring counter includes a plurality of latches forming a shift register. A single bit is sequentially clocked through the shift register, so that only one output is active at any time. A logic circuit is connected to the outputs, and monitors the number o... | 09/26/1995 |
| 5444674 | Hand held decimal timer with improved frequency division The hand held decimal timer circuit comprises: a power supply having a positive voltage output and a ground or common output; a counter circuit coupled to the power supply; a frequency divider circuit coupled to the counter circuit and to the power supply... | 08/22/1995 |
| 5432830 | High speed counter for alternative up/down counting of pulse trains and method therefor An asynchronous counter includes a plurality of flip-flops, cascade connected to one another, the plurality of flip-flops serially receiving successive pulse trains having varying numbers of pulses per pulse train. Switching circuitry, coupled to the plur... | 07/11/1995 |
| 5420904 | Signal averager An apparatus for averaging pulses in a stream of pulses, which pulses are categorizable into at least two categories, includes structure for isolating the pulses into groupings of pulses, structure for counting the number of pulses of a particular categor... | 05/30/1995 |
| 5369311 | Clock generator control circuit A controller for a clock generator. The controller of the present invention enables a clock signal to the internal clocking mechanism of a device. The controller of the present invention includes a detector and a timer. The detector has two input sense le... | 11/29/1994 |
| 5289517 | Digital pulse processing device A digital pulse processing device is capable of selecting desired precision. The digital pulse processing device includes a counter group for counting pulses output from a pulse output device, the counter group having a plurality of counters A and B that ... | 02/22/1994 |
| 5289516 | Counter device and method of operating the same A counter device having a jumping function includes a counter circuit for counting clock pulses, a circuit for setting a jump starting count, a circuit for setting the number of bits to be jumped, a detecting circuit for detecting equality/unequality betw... | 02/22/1994 |
| 5258721 | Ring signal detection circuit A telephone network interface integrated circuit with digitally based loop current detection and digitally based ring signal detection. The ring signal detection includes discrimination with a cutoff frequency of about 13 Hz to distinguish ring signals fr... | 11/02/1993 |
| 5227790 | Cascaded drive units having low power consumption A drive device with a data latch circuit which is formed of a plurality of latches, which successively latch serial drive data and output them in parallel, and a shift register having a plurality of first flip-flops which provide, responsive to clock puls... | 07/13/1993 |
| 5226063 | Counter for an image pickup system The horizontal synchronous signal and the vertical synchronous signal included in a composite synchronous signal which is output from one TV camera are separated from the composite synchronous signal. A plurality of TV cameras are controlled on the basis ... | 07/06/1993 |
