A self defense weapon formed as a memo pad and which is easily held by a person's fingers, therefore making it possible to provide protection from a mugger and also to quickly and easily write a record or a message without failure of missing or forgetting significant information under a stressful situation.
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8180010 | Method for receiving frames of a digital stream A receiving method for a digital stream, the stream including frames having each a body composed of a variable number c of symbols and preceded by a header including d symbols, a field composed of a fixed number e of symbols unknown to the receiver and defining the ... | 05/15/2012 |
| 8139698 | Dual correlation frame synchronization system and method A system and method utilize a dual correlation, one for the synchronization pattern (sync correlation) and one for the channel equalization pattern (CE correlation), to determine where the channel equalization pattern starts and thus establish frame synchronization.... | 03/20/2012 |
| 8139699 | Process for preamble detection in a multi-stream 802.16E receiver A preamble detector for a plurality of streams of baseband digitized signals has a plurality of preamble processors, each preamble processor coupled to an input and generating an output. Each preamble processor has an input coupled to a first delay, the output of th... | 03/20/2012 |
| 8107578 | System and method for frame synchronization A method for identifying receipt of a sync word in a stream of signal data is provided. The method includes receiving a signal value representing an incoming bit in the stream of signal data. The method also includes inserting the signal value into a first shift reg... | 01/31/2012 |
| 8005179 | Preamble detection in a multi-antenna MIMO 802.16e receiver A preamble detector for a plurality of streams of baseband digitized signals has a plurality of preamble processors, each preamble processor coupled to an input and generating an output. Each preamble processor has an input coupled to a first delay, the output of th... | 08/23/2011 |
| 7769120 | Dynamically adjusting sync windows Methods and apparatuses for dynamically adjusting sync windows are described. A default sync window is set; a data signal is input; detecting if parts of the data signal within the sync window form a sync pattern; accumulating a count of the sync pattern within and ... | 08/03/2010 |
| 7760837 | Synchronization determination method and apparatus A synchronization determination method includes: a synchronization determining step of determining whether or not synchronization has been successfully performed by detecting a synchronous pattern from the demodulated data input as a data stream; a synchronization p... | 07/20/2010 |
| 7724859 | Synchronizing apparatus and synchronizing method A synchronizing apparatus comprises a normal lock synchronization detecting unit for detecting synchronization by detecting from demodulated data a synchronization pattern in a normal lock state, and a pseudo lock synchronization detecting unit for detecting synchro... | 05/25/2010 |
| 7715511 | Packet frame synchronization for MIMO system with cyclic shift spatial streams A frame synchronization method is disclosed. The method comprises correlating a stream with a pattern to generate a correlated result c(t). A first peak and a second peak are selected from the correlated result c(t), wherein the first peak is the peak with highest a... | 05/11/2010 |
| 7693246 | Frequency control device and information reproduction apparatus A frequency control device capable of detecting a frame sync pattern and generating a frequency information accurately even if a reproduction signal is not zero-crossed, and an information reproduction apparatus having the same, which includes an oscillation circuit... | 04/06/2010 |
| 7680230 | Frame format decoder and training sequence generator for wireless LAN networks A frame format decoder (22) and training sequence generator (24) for determining the frame format of received data which is compliant with the IEEE 802.1 1b standard for wireless local area networks, and for providing a training sequence for an adaptiv... | 03/16/2010 |
| 7620135 | Data processing apparatus that identifies a communication clock frequency A data processing apparatus receives a message containing a sync break interval with a unique bit pattern and a sync field interval identified by the sync break interval. A timing property of the sync field interval specifies the length of bit periods of the message... | 11/17/2009 |
| 7535983 | Method for identifying the beginning of a UWB pulse sequence A method for transmitting data in the form of pulse sequences, including a signal synchronization step carried out by a receiver of dataframes DF, in the course of which at least one time window ΔT(0) is scanned in search of the beginning PSB of a pulse sequ... | 05/19/2009 |
| 7522689 | Clock recovery in communication systems In a frequency hopped wireless network, more robust method and system are disclosed for recovering clock synchronization. The method and system of the invention relies on the fact that correct decoding of a received packet occurs only when the same clock value is us... | 04/21/2009 |
| 7512202 | Harmonic detector system and method A harmonic detector including a pattern detector circuit responsive to a clock signal and a data signal configured to detect a target bit pattern from said data signal, and a time-out circuit responsive to said pattern detector circuit configured to detect the absen... | 03/31/2009 |
| 7486755 | Method and system for undersampled symbol synchronization Described is a system and method for providing a synchronization pattern in a communication system. The method includes generating a synchronization pattern with good randomness properties; packing a signal for transmission with m headers, each header consisting of ... | 02/03/2009 |
| 7474723 | DSRC communication circuit and communication method A DSRC communication technology that prevents unique word detection errors even when the frame changes in data reception and the timing of the unique word detection window and the timing of the received data do not match, and that adjusts the data transmission timin... | 01/06/2009 |
| 7457389 | Data block synchronization device, system and method Described are a system, method and device to synchronize block data received in a data stream where the data stream is received on set data word increments. A synchronization header in each of a plurality of consecutive data word increments may be detected in a comm... | 11/25/2008 |
| 7433394 | Transmitting/receiving arrangement, and a method for bidirectional transmission of data via a digital interface in a radio A transmitting/receiving arrangement comprises a baseband module (1) and a radio-frequency module (3), which are connected to one another via a bidirectional data line (21) and a bit clock line (22) of a digital interface (2). In o... | 10/07/2008 |
| 7430196 | Transmission systems A receiver comprising a processor having an input to receive a sequence of transmission frames conforming to a transmission protocol to represent payload data, a memory arranged to store and to provide to the processor a transmissi... | 09/30/2008 |
| 7424079 | Receiving apparatus and synchronising method for a digital telecommunication system A receiving apparatus for receiving signals in a digital telecommunication system and a synchronizing method for synchronizing the receiving apparatus. The receiving apparatus includes a receiver for receiving a reference symbol having at least two repetition patter... | 09/09/2008 |
| 7415091 | Multiple frame rate synchronous detecting method and apparatus A multiple frame rate synchronous detecting apparatus for synchronous-detecting received serial data having one frame rate among a plurality of predetermined frame rates is provided. The apparatus comprises a serial-to-parallel converter for serial-to-parallel conve... | 08/19/2008 |
| 7415059 | Method and system for fast timing recovery for preamble based transmission systems Using a combination of auto-correlation and cross-correlation techniques provides a symbol timing recovery in a Wireless Local Area Network (WLAN) environment that is extremely robust to wireless channel impairments such as noise, multi-path and carrier frequency of... | 08/19/2008 |
| 7386082 | Method and related apparatus for searching the syncword of a next frame in an encoded digital signal A method and apparatus for searching the synchronization signal of a next frame in encoded digital signal without the need of referring to a frame length indication signal. The encoded digital signal contains a plurality of frames, wherein each frame may have varyin... | 06/10/2008 |
| 7386063 | Voting block for identifying WLAN signal modulation type A WLAN device operating in an 802.11g mode can receive signals of different modulations. A technique is provided that quickly and accurately identifies signals of different modulation types when received by the WLAN device. This technique includes beginning demodula... | 06/10/2008 |
| 7386081 | Timing control circuit and method thereof A timing control circuit includes a synchronous detecting portion which detects a synchronous pattern data of a received signal which has been demodulated based on a first control signal and generates a detection result, a first counter portion which generates a fir... | 06/10/2008 |
| 7382845 | Distribution of synchronization in an ethernet local area network environment Systems and methods are described for distribution of synchronization in a packet switched local area network environment. A method for extracting network synchronization timing from a data transmission burst includes: recovering a clock during the data transmission... | 06/03/2008 |
| 7376855 | Fully stable clock domain synchronization technique for input/output data transmission Input/output data transmission between a transmitting integrated circuit and a receiving integrated circuit requires a clock domain synchronizer to synchronize incoming data aligned to a clock signal of the transmitting integrated circuit to a clock signal of the re... | 05/20/2008 |
| 7372928 | Method and system of cycle slip framing in a deserializer A method and system for cycle slip framing is disclosed. The method includes receiving an asynchronous signal and generating a synchronous pulse after receiving the asynchronous signal. The method further provides that the synchronous pulse be used to affect a bit s... | 05/13/2008 |
| 7373561 | Integrated packet bit error rate tester for 10G SERDES An integrated packet bit error rate tester includes a packet transmit circuit that has a first memory for storing transmit packet data and is connectable to a channel under test. A packet receive circuit includes a second memory for storing received packet data and ... | 05/13/2008 |
| 7369635 | Rapid discrimination preambles and methods for using the same A system, method and program are disclosed for achieving rapid bit synchronization in low power medical device systems. Messages are transmitted via telemetry between a medical device and a communication device. The synchronization scheme uses a portion of a unique ... | 05/06/2008 |
| 7369633 | Method and apparatus for providing carrier synchronization in digital broadcast and interactive systems An approach is provided for supporting carrier synchronization in a digital broadcast and interactive system. A carrier synchronization module receives one or more signals representing a frame that includes one or more overhead fields (e.g., preamble and optional pi... | 05/06/2008 |
| 7366269 | False lock detection circuit and false lock detection method, PLL circuit and clock data recovery method, communication device and communication method, and optical disk reproducing device and optical disk reproducing method Disclosed herein is a false lock detection circuit including: a data signal input section receiving an input of a data signal; a clock signal input section receiving an input of a clock signal generated from the data signal; a pattern detector obtaining the data sig... | 04/29/2008 |
| 7366228 | Synchronization detecting apparatus In a channel estimating circuit, a Sync Word is demodulated by using a channel estimation value not with a symbol or a slot including the Sync Word to be demodulated, but with its preceding and succeeding symbols or slots. Furthermore, in a channel estimation proces... | 04/29/2008 |
| 7363063 | Mobile wireless communications device with reduced interference from the keyboard into the radio receiver A mobile wireless communications device includes a housing and circuit board carried by the housing. Radio frequency (RF) circuitry carried by the circuit board forms a transmitter and receiver. A processor is carried by the circuit board and operative with the RF c... | 04/22/2008 |
| 7359366 | Uplink ranging system and method in OFDMA system Disclosed is a ranging system and method in an OFDMA system. The ranging system includes complex exponential twiddle storage units for respectively storing complex exponential twiddle factors corresponding to a timing error, complex multipliers for respectively comp... | 04/15/2008 |
| 7359132 | Equalization preamble region in digital data storage (DDS) format A magnetic tape includes plural diagonal tracks, each storing a preamble sequence close to user data such that a transducer for reading the track reads the preamble sequence immediately before reading the user data. The preamble sequence is such that when the track ... | 04/15/2008 |
| 7353239 | Online interactive voting system for live interactive evaluation and comparison of proposals An online system for conducting live interactive evaluation, comparison and selection of proposals includes a standardized database architecture that integrates proposal submission and proposal judgement procedures. The system can host multiple applications, each co... | 04/01/2008 |
| 7353300 | Apparatus to improve the firmware efficiency for a multiframe serial interface A serial network controller contains control logic to analyze and determine a duration of a proper frame time slot. A number of data fields in a transmission is ascertained from an identifier field supplied in a header field. The number of data fields plus a margin ... | 04/01/2008 |
| 7353041 | Mobile wireless communications device having improved RF immunity of audio transducers to electromagnetic interference (EMI) A mobile wireless communications device includes a housing and circuit board carried by the housing and having radio frequency (RF) circuitry and a processor operative with each other. Audio circuitry is carried by the circuit board and an audio transducer assembly,... | 04/01/2008 |