Quotables
"The radio craze will die out in time."
Thomas Edison ; 1922
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 7852965 | Windowed level detector for partial response channels An estimator of the noiseless output of a noisy partial response channel is described. The estimator operates recursively. In each iteration, the estimator processes a window of the N most recently received noisy channel outputs to compare output level metrics for a... | 12/14/2010 |
| 7778346 | Upstream power cutback An upstream signal power in a communication system is optimized. At least one system parameter is determined and a bits and gains table is modified. For example, a maximum received power parameter for the transmitting device is used by the receiving device to calcul... | 08/17/2010 |
| 7349507 | Extending PPM tolerance using a tracking data recovery algorithm in a data recovery circuit A circuit comprising a sampling logic to sample an incoming signal. A phase detection logic to determine a phase error associated with the sample of the incoming signal and to output an out-of-phase detection signal based on the phase error. A control logic coupled ... | 03/25/2008 |
| 7330513 | Apparatus of transmitter and receiver for MIMO MC-CDMA system The invention relates to an apparatus of transmitter and receiver for Multiple Input/Multiple Output MultiCarrier-Code Division Multiple Access (MIMO MC-CDMA) systems. At the transmitter, modified orthogonal transmit diversity (MOTD) encoders are used for increasing... | 02/12/2008 |
| 7280592 | Hybrid digital/analog device A device is for communication between a digital adapter linked to an exchange by means of a digital interface and an analog adapter linked to an exchange by means of an analog interface, said exchanges being linked by means of a telecommunications network. Digital i... | 10/09/2007 |
| 7259929 | Device and signal processing circuit for magnetic recording, magnetic recording apparatus A magnetic recording/reproducing apparatus includes a partial-response equalization circuit having frequency characteristic of cutting off low-frequency signal components inclusive of DC components; and a maximum-likelihood decoder, in which a reproduced signal outp... | 08/21/2007 |
| 7231008 | Fast locking clock and data recovery unit A method of synchronizing a transmitter and a receiver, comprising: receiving a transmitted serial data stream. Creating an N-bit data sample from the serial data stream. Decoding the N-bit data sample by a ring decoding technique. The ring decoding technique compri... | 06/12/2007 |
| 7224746 | Pre-compensation for digital bit streams A technique for pre-compensating a digital bit stream for distortion imposed by a transmission path includes adjusting the level of the digital bit stream on a bit-by-bit basis in a manner that simulates the effects of a filter having a transfer function that is sub... | 05/29/2007 |
| 7210057 | Low-speed DLL employing a digital phase interpolator based upon a high-speed clock A low-speed DLL facilitates a deskewed interface between a high-speed RX data demultiplexer circuit directly to an Application Specific Integrated Circuit (ASIC) with which it is integrated by locking a 156 MHz ASIC clock to a 156 MHz reference derived from a high s... | 04/24/2007 |
| 7167518 | Bandwidth-efficient modulation in communication systems A transmitter of digital data includes a modulator with an input for a carrier signal and an input for a first stream of control symbols. The modulator modulates the carrier signal with a second stream of symbols produced by the modulator. Each symbol of the second ... | 01/23/2007 |
| 7162672 | Multilevel signal interface testing with binary test apparatus by emulation of multilevel signals Error detection mechanisms for devices that have multilevel signal interfaces test multilevel signals of an interface with a binary test apparatus. The error detection mechanisms include converting between multilevel signals of the interface and binary signals of th... | 01/09/2007 |
| 7142379 | Preamble pattern and magnetic recording system using the pattern A magnetic recording system having a magnetic-recording medium with data sectors wherein a preamble pattern of a prescribed cycle is recorded, the preamble pattern having the cycle of a predetermined T, wherein T represents a minimum duration of a data-recorded bits... | 11/28/2006 |
| 7139334 | Cooperative code-enhanced multi-user communications system A cooperative code-enhanced multiuser communications system having a receiver for resolving user ambiguity in a received composite signal by using convolutional encoder state machine properties to analyze strings of bit sums and separate out individual user data. Th... | 11/21/2006 |
| 7126408 | Method and apparatus for receiving high-speed signals with low latency An apparatus and method for receiving high-speed signals having a wide common-mode range with low input-to-output latency. In one embodiment, the receiver includes an integrator to accumulate charge in accordance with an input signal during an integration time inter... | 10/24/2006 |
| 7092462 | Asynchronous servo RRO detection employing interpolation A repeatable read-out (RRO) detector employs one or more digital interpolators to interpolate asynchronous sample values that represent RRO data. The asynchronous sample values are read from a recording medium and generated by an A/D converter at a symbol rate, and ... | 08/15/2006 |
| 7080311 | Convolutional coding and decoding method and system A method of transmitting convolutionally encoded data with separate, independent and looped encoding over at least one data portion. The data is distributed over one or more cycles, and a plurality of cycles can be grouped into packets for discontinuous transmission... | 07/18/2006 |
| 7072414 | Gaussian minimum shift keying (GMSK) precoding communication method A premodulation precoding method precodes a data sequence in a Gaussian minimum shift keying (GMSK) modulator to improve the bit error rate performance of a coherent Viterbi receivers generating estimates of the communicated data sequence without the use of differen... | 07/04/2006 |
| 7050493 | Bandwidth-efficient modulation in communication systems A transmitter of digital data includes a modulator with an input for a carrier signal and an input for a first stream of control symbols. The modulator modulates the carrier signal with a second stream of symbols produced by the modulator. Each symbol of the second ... | 05/23/2006 |
| 7042965 | Judgment level setting method and data receiver An evaluation level setting method and a data reception apparatus in which the method is implemented accurately evaluate signal levels in multi-valued transmission for transmitting data while assigning one or more bits of data as one data symbol to a signal level. | 05/09/2006 |
| 7027499 | Detection and correction circuit for blind equalization convergence errors An apparatus processes an equalizer output signal. The equalizer output signal is formed by transmitting an alternate mark inversion input signal over a channel and passing the transmitted signal through an adaptive equalizer. The apparatus includes a correlator cir... | 04/11/2006 |
| 7023898 | Accelerated method of detection by spheres A method of detecting a plurality of symbols (dk(i)) transmitted by or for a plurality K of users, each symbol belonging to a modulation constellation and being the subject of a spectral spreading by means of a spreading sequence, the method including a f... | 04/04/2006 |
| 6975211 | Control apparatus and control method for managing communications between multiple electrical appliances through a household power line network The present invention relates to a control apparatus for managing communications between a plurality of electric appliances connected to a household power line network. The apparatus transmits a plurality of types of modulation method control signals to each of the ... | 12/13/2005 |
| 6970522 | Data retrieval A digital data storage (DDS) system for reading DDS tapes employs a partial response maximum likelihood detection system which utilises redundancy in the 8-10 DC free modulation encoding to reduce low frequency noise. The system incorporates a time-varying trellis d... | 11/29/2005 |
| 6965262 | Method and apparatus for receiving high speed signals with low latency An apparatus and method for receiving high-speed signals having a wide common-mode range with low input-to-output latency. In one embodiment, the receiver includes an integrator to accumulate charge in accordance with an input signal during an integration time inter... | 11/15/2005 |
| 6934308 | Precoding circuit and precoding-mulitplexing circuit for realizing very high transmission rate in optical fiber communication A precoding-multiplexing circuit is formed by a precoding circuit for carrying out a precoding with respect to n sets of parallel input binary data signals having a bit rate equal to R/n, to obtain n sets of parallel precoded signals, and a time division multiplexer... | 08/23/2005 |
| 6920280 | Digital data play back apparatus and method for playing back digital data The present invention relates to a digital data play back apparatus for converting a digital data a signal read from a recording medium by sampling in a clock cycle, equalizing this digital data to a waveform which agrees with a partial response class on the basis o... | 07/19/2005 |
| 6918037 | Method and apparatus for command perception by data value sequencing, allowing a bounded total amount of spurious data A system and method for peripheral control. The present invention relates to utilizing device address call sequencing for control of active memory bus peripheral devices, allowing for a bounded amount of spurious data in the sequence. ... | 07/12/2005 |
| 6751276 | Method and apparatus for decoding a digital signal A method of decoding a digital signal includes processing the digital using a delay operation in accordance with a frequency characteristic of 1+D, where D is an output signal of the delay element. The processed digital signal is then converted to a three level conv... | 06/15/2004 |
| 6680978 | Method and apparatus for nonlinear filtering and controlling the peak-to-average ratio A method and apparatus for providing a precoder filter having peak-to-average ratio (PAR) controller that also serves as a high-pass, low-pass, or band-pass filter. The described invention is includes a modulo device connected in series with the PAR contr... | 01/20/2004 |
| 6680980 | Supporting ME2PRML and M2EPRML with the same trellis structure A Viterbi trellis is provided which allows for implementation of either an EPRML type channel or an E2PRML type channel using a single trellis structure. According to a specific embodiment, a trellis is provided which can support a 0 mod 2 EPRML (M2EPRML)... | 01/20/2004 |
| 6636560 | Increased bit rate of telephony modems using controlled intersymbol interface The operation of a line card in the local exchange of a point-to-point switched telephone network is modified to increase the data rate of voiceband modem transmission by increasing the sampling rate and providing controlled intersymbol interference using... | 10/21/2003 |
| 6587520 | Generation of amplitude levels for a partial response maximum likelihood (PRML) bit detector Apparatus for deriving from an input information signal (IIS) amplitude values usable as reference levels for finite state machine states. The apparatus includes: conversion apparatus for deriving a digital signal from the IIS; detection apparatus for rep... | 07/01/2003 |
| 6501812 | Method for reading and demodulating data at different rates A digital signal processing circuit having a memory for storing a digital signal obtained from a playback channel; a controller for writing the digital signal in the memory at a first rate and reading out the digital signal from the memory at a second rat... | 12/31/2002 |
| 6445754 | Playback data detecting device The PR(1, 1) equalizer 1 receives signals which are provided from a playback head which detects data in which the number of continuous non-inverse bits is at least "2". The PR(1, 1) equalizer 1 then converts the signals into seven levels of data and ten l... | 09/03/2002 |
| 6385255 | Coding system and method for partial response channels A system and method for reading data to and writing data from multi-level (M-ary) partial response channels uses a trellis coder to encode an input bit stream sequence into a stream of multi-level data symbols. The data symbols are written to the partial ... | 05/07/2002 |
| 6249398 | Class of fixed partial response targets in a PRML sampled data detection channel A new class of fixed partial response targets are disclosed for use in a PRML magnetic medium read channel. The preferred embodiment exhibits an equalization response characterized by the polynomial 7+4*D-4*D2 -5*D3 -2*D4,... | 06/19/2001 |
| 6246733 | Synchronous interface for asynchronous data detection channels A synchronous interface is provided for an asynchronous channel, for example, a read channel for a variable velocity magnetic tape, the channel providing asynchronous samples of an input signal from a fixed clock. The input signal, for example, comprises ... | 06/12/2001 |
| 6246731 | Method and structure for increasing the maximum channel speed of a given channel Parallel processing in the form of two PR4 Viterbi Detectors connected in parallel operates to increase the maximum channel speed of a given data channel of a magnetic media. According to a target equation defined as Read(D)=(1-D2)2 ... | 06/12/2001 |
| 6246716 | Information communication system The present invention is a communication system for communicatinginformation over greater distances than otherwise possible on bidirectional media subject tointerference, by reducing the interference while assuring spectral compatibility with other commun... | 06/12/2001 |
| 6151365 | Information detecting apparatus and method It is intended to reduce the rate of occurrence of prediction value judgment errors. Where a prediction value x'n-1 of a 1-clock preceding code is 0, a judgment circuit 1 outputs a value "1" as a prediction value x'n if a reproductio... | 11/21/2000 |
