Reward Candy Dispenser for Personal Computers
A personal computer peripheral, battery powered reward candy dispenser which immediately presents students with a single candy for each problem completed correctly.
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8050257 | Network with a fast-switching optical core A high capacity network comprises a plurality of edge nodes with asymmetrical connections to a plurality of switch planes, each switch plane comprising fully meshed fast-switching optical switch units. Upstream wavelength channels from each source edge node connect ... | 11/01/2011 |
| 8045547 | Method and apparatus for routing and forwarding between virtual routers within a single network element A method and apparatus for routing and forwarding between virtual routers is described. A method in a single network element comprises peering a first virtual router to a second virtual router, wherein the first and second virtual routers have separate address space... | 10/25/2011 |
| 7787446 | Packet unstopper system for a parallel packet switch A system for controlling egress buffer saturation includes, for each data packet flow, a comparator for comparing the number of data packets ‘WPC’ temporarily stored within an egress buffer to a predefined threshold value ‘WPCth’. The packet sequence number ... | 08/31/2010 |
| 7684389 | Multi-dimensional lattice network An N-dimensional lattice network that scales to capacities of the order of a Yotta bits per second (1024 bits per second) includes a plurality of sub-nets of edge module switches interconnected by an agile switching core. The agile core may be distributed... | 03/23/2010 |
| 7602776 | Time division multiplexed link connections between a switching matrix and a port in a network element Disclosed is an input port to one or more switching matrices of a network element or the like through a number of backpanel connections, the port receiving input flows in the form of bits arranged in frames, the port comprising: a memory for storing a number of byte... | 10/13/2009 |
| 7443844 | Switched fabric mezzanine storage module A switched fabric mezzanine storage module (560) includes a storage module (562) and a switched fabric connector (563) coupled to the storage module. The storage module is coupled to directly communicate with a switched fabric (506), wher... | 10/28/2008 |
| 7440450 | Payload module having a switched fabric enabled mezzanine card A multi-service platform system, includes a backplane (104), a switched fabric (106) on the backplane, and at least one of a VMEbus network and a PCI network coincident with the switched fabric on the backplane. A payload module (102) has one of... | 10/21/2008 |
| 7430167 | Method and system to enable an adaptive load balancing in a parallel packet switch A method and a system to adapt the load balancing of the incoming traffic over the planes of a parallel packet switch (PPS) on the basis of the monitoring of requests and acknowledgments exchanged between ingress port adapters and arrays of collapsed virtual output ... | 09/30/2008 |
| 7420968 | High-speed switch architecture A system of switch modules contains input demultiplexers connected to ports on each of the modules and output multiplexers connected to each of the modules. Each module has output and input interfaces for mesh links and at least one output interface is looped back t... | 09/02/2008 |
| 7406075 | Crossbar switch, method for controlling operation thereof, and program for controlling operation thereof A small cost-effective crossbar switch is provided. A switch circuit is disposed in each of a plurality of nodes which are cascade connected with each other in a plurality of stages. Each switch circuit receives from a node of a previous stage a designated address t... | 07/29/2008 |
| 7391766 | Packet unstopper system for a parallel packet switch A system for controlling egress buffer saturation includes, for each data packet flow, a comparator for comparing the number of data packets ‘WPC’ temporarily stored within an egress buffer to a predefined threshold value ‘WPCth’. The packet sequence number ... | 06/24/2008 |
| 7342922 | Multi-stage switching for networks Techniques for multi-stage switching in network elements are provided. The switching fabric can include three stages and as connections are being made through the stages, the connections are selected to minimize the difference in the number of signals between differ... | 03/11/2008 |
| 7339935 | ATM switch for distributing cells to avoid blocking in the ATM switch An ATM switch includes a first stage, a second stage and a third stage each of which stages includes at least one basic switch, wherein the first stage, the second stage and the third stage are connected. The basic switch includes a part which refers to time informa... | 03/04/2008 |
| 7304987 | System and method for synchronizing switch fabric backplane link management credit counters A system and method are provided for resynchronizing backplane link management credit counters in a packet communications switch fabric. The method comprises: at an input port card ingress port, accepting information packets including cells and cell headers with des... | 12/04/2007 |
| 7295446 | Midplane connector for blades A computer system includes a plurality of blade servers, a midplane, a supplemental midplane, and a peripheral device separate from the blade servers. The midplane includes a plurality of connectors connecting the midplane to the plurality of blade servers. The supp... | 11/13/2007 |
| 7292576 | ATM switch having output buffers An ATM switch includes a first stage, a second stage and a third stage each of which stages includes at least one basic switch, wherein the first stage, the second stage and the third stage are connected. The basic switch includes a part which refers to time informa... | 11/06/2007 |
| 7280538 | Multicast concentrators A multicast concentrator to both concentrate and multicast packets, and the concomitant self-routing control mechanism for the switching of the packets in the multicast concentrator. An m-to-n multicast concentrator always guarantees that the total number of 0-bound... | 10/09/2007 |
| 7272151 | Centralized switching fabric scheduler supporting simultaneous updates A system for servicing data transactions within a processing device using common data paths. The system is broadly comprised of: a plurality of source agents operable to transmit a plurality of data cells; a plurality of destination agents operable to of data cells;... | 09/18/2007 |
| 7266297 | Optical cross-connect A bit-rate-transparent electrical space-division switching matrix is employed in an optical cross-connect and the input/output stage is constructed from simple, broadband optical receivers and transmitters. Since the switching matrix operates in unclocked manner, i.... | 09/04/2007 |
| 7263097 | Programmably sliceable switch-fabric unit and methods of use A programmably sliceable switch-fabric unit (PSSU) and methods of use are disclosed. An N×N′ switch matrix is programmably made to operate as if it were a plurality of S×S′ virtual switch slices, where S | 08/28/2007 |
| 7254128 | Channel data extracting circuit and extracting method A channel data extracting circuit for extracting data for each channel from a frame in which byte data of channels are multiplexed includes a Banyan unit and data control unit. The Banyan unit distributes data for respective channels by Banyan switches of planes cor... | 08/07/2007 |
| 7245641 | Variable length packet switching system Disclosed herein is a variable length packet switching system. The variable length packet switching system includes at least two switching means, a plurality of multiplexing units and a plurality of demultiplexing units. The switching means switch ATM cells or varia... | 07/17/2007 |
| 7218637 | System for switching data using dynamic scheduling An architecture and related systems for improving the performance of non-blocking data switching systems. In one embodiment, a switching system includes an optical switching core coupled to a plurality of edge units, each of which has a set of ingress ports and a se... | 05/15/2007 |
| 7212523 | Pipeline architecture for the design of a single-stage cross-connect system An architecture for a high bandwidth digital cross-connect switching system that is internally non-blocking, has a simpler layout, and employs a reduced number of logic gates. The high bandwidth digital cross-connect switching architecture comprises a Time Division ... | 05/01/2007 |
| 7197031 | Cross-connection of high bandwidth signal traffic across independent parallel shelves A serial data stream is mapped through a cross-connect via two or more parallel independent shelves. The serial data stream is split into at least two sub-streams. If the lead frame of a sub-stream contains a concatenation indicator, it is replaced by a valid payloa... | 03/27/2007 |
| 7173931 | Scheduling the dispatch of cells in multistage switches A multiple phase cell dispatch scheme, in which each phase uses a simple and fair (e.g., round robin) arbitration methods, is described. VOQs of an input module and outgoing links of the input module are matched in a first phase. An outgoing link of an input module ... | 02/06/2007 |
| 7173934 | System, device, and method for improving communication network reliability using trunk splitting A multilink trunk from a client device in a communication network is split between two aggregation devices such that each aggregation device is connected to at least one link of the multilink trunk. The aggregation devices work in conjunction to appear to the client... | 02/06/2007 |
| 7161936 | Method and system for distributing data communications utilizing a crossbar switch A solid-state crossbar switch for transmitting data traffic includes a first number of input ports. Each input port is operable to receive DSL data from a data switch. The crossbar switch also includes a second number of output ports. Each output port is capable of ... | 01/09/2007 |
| 7149432 | Method and apparatus for equalization across plural data channels Optical equalization across N (an integer, N>1) channels of a multi-channel link of a communications network, is accomplished by averaging effects of optical performance variations within each of the M (an integer, M>1) parallel data signals. At a transmitting end n... | 12/12/2006 |
| 7149214 | Dynamic unknown L2 flooding control with MAC limits A technique that may be used to limit the amount of flooding that occurs for a particular virtual local area network (VLAN) in a data network. Limits are established for VLANs processed by an intermediate node. Each limit indicates a number of forwarding database en... | 12/12/2006 |
| 7139253 | Packet switches A router device has a plurality of ingress line interface cards (LICs), a plurality of egress LIC's, a backplane and a controller. Transmission of signals from the ingress LICs to the controller, and from the controller to each of the ingress and egress LICs takes p... | 11/21/2006 |
| 7136391 | ATM switch An ATM switch includes a first stage, a second stage and a third stage each of which stages includes at least one basic switch, wherein the first stage, the second stage and the third stage are connected. The basic switch includes a part which refers to time informa... | 11/14/2006 |
| 7130920 | Load balancing multicast connection scheduling in 3-stage TDM fabrics A multicast connection scheduling method for a 3-stage switch fabric with n1 first stage, n2 second stage and n3 third stage interconnected switching devices. The first and third stage devices are non-blocking for unicast connections... | 10/31/2006 |
| 7124196 | Processing a network packet using queues The disclosure includes description of a technique for processing a network packet at a device. The technique can include accessing an entry for a packet in one of a plurality of source queues and, based on the accessed entry, determining whether to queue an entry f... | 10/17/2006 |
| 7123611 | Packet switching In a method for cell level scheduling for handling multicast traffic in routing devices, such as cross-bar switches having, a plurality of ingress line interface cards (LICs), a plurality of egress LICs, a cross-bar and a controller, multicast and unicast data traff... | 10/17/2006 |
| 7108556 | Midplane especially applicable to an orthogonal architecture electronic system A midplane has a first side to which contact ends of a first differential connector are connected and a second side opposite the first side to which contact ends of a second differential connector are connected. The midplane includes a plurality of vias extending fr... | 09/19/2006 |
| 7103056 | Scheduling the dispatch of cells in multistage switches using a hierarchical arbitration scheme for matching non-empty virtual output queues of a module with outgoing links of the module A multiple phase cell dispatch scheme, in which each phase uses a simple and fair (e.g., round robin) arbitration methods, is described. VOQs of an input module and outgoing links of the input module are matched in a first phase. An outgoing link of an input module ... | 09/05/2006 |
| 7103059 | Scalable 2-stage interconnections Modifications to the 2-stage interconnection to allow flexible scalability. Different switching fabrics having a range of different sizes can be constructed out of the same set of I/O switching nodes through this modified 2-statge interconnection, which can further ... | 09/05/2006 |
| 7099314 | General self-routing control mechanism over bit-permuting switching networks A self-routing switching network composed of sorting cells interconnected as a bit-permuting network and, in particular, as a banyan-type network, and the concomitant general self-routing control mechanism for routing packets over such networks. The self-routing mec... | 08/29/2006 |
| 7099583 | Optical cross-connect A bit-rate-transparent electrical space-division switching matrix is employed in an optical cross-connect and the input/output stage is constructed from simple, broadband optical receivers and transmitters. Since the switching matrix operates in unclocked manner, i.... | 08/29/2006 |