Famous Patents
Pong, the Atari creation that launched the computer game craze, came with these instructions: "Avoid missing ball for high score."
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 7277099 | Video and graphics system with an MPEG video decoder for concurrent multi-row decoding A video and graphics system processes video data including both analog video, e.g., NTSC/PAL/SECAM/S-video, and digital video, e.g., MPEG-2 video in SDTV or HDTV format. The video and graphics system includes a video decoder, which is capable of concurrently decodin... | 10/02/2007 |
| 7260258 | Methods for multisource color normalization A method for improvement of the consistency of color and brightness across boundaries of multicamera and/or multidisplayed overlapping or near overlapping composite images, reduction of objectionable artifacts at overlapping image seams of composite images, adjustme... | 08/21/2007 |
| 7227589 | Method and apparatus for video decoding on a multiprocessor system A method and apparatus for decoding compressed video. The method includes reading a stream of compressed video into a memory. The video includes multiple pictures, with each picture having one or more independent elements. Thereafter, assigning, via a first processo... | 06/05/2007 |
| 7225320 | Control architecture for a high-throughput multi-processor channel decoding system A multi-processor unit includes a first domain for processing data according to first configuration information and having multiple first domain processors each connected to communication apparatus and each performing a different function of the first processing. Th... | 05/29/2007 |
| 7215808 | High throughout image for processing inspection images Disclosed is an image processing system for analyzing images of a specimen to determine whether the specimen contains defects. The system includes a plurality of processors for receiving image data from a specimen and for analyzing one or more selected patch(es) of ... | 05/08/2007 |
| 7196708 | Parallel vector processing A video platform architecture provides video processing using parallel vector processing. The video platform architecture includes a plurality of video processing modules, each module including a plurality of processing elements (PEs). Each PE provides parallel vect... | 03/27/2007 |
| 7154529 | System and method for enabling a person to view images of the person wearing an accessory before purchasing the accessory A personal optical viewer enables a person to view images of how the person looks wearing an accessory and compare images of how the customer looks wearing different accessories. A seller provides an accessory to a person. A capturing device captures a photograph or... | 12/26/2006 |
| 7079579 | Block matching processor and method for block matching motion estimation in video compression There is provided a block matching processor and method for flexibly supporting block matching motion estimation at motion vector prediction modes using matching blocks of various sizes. Each of difference unit (D-unit) arrays takes each smallest size matching block... | 07/18/2006 |
| 7071990 | Display apparatus, display method, program, storage medium, and display system An enlarged image is displayed using a plurality of television sets. A television set serving as a master device and television sets serving as slave devices convert an input image into partial enlarged images and display the resultant partial enlarged images so tha... | 07/04/2006 |
| 7061542 | Television receiving method and television receiver A receiving section for digital television broadcasting and a receiving section for analog television broadcasting are provided. When a digital television broadcasting program is selected, it is judged whether or not an analog television broadcasting program having ... | 06/13/2006 |
| 7034897 | Method of operating a video decoding system A system and method for decoding a digital video data stream. In one aspect, a plurality of hardware acceleration modules are used together with a core processor. The accelerators operate in a decoding pipeline wherein, in any given stage, each accelerator operates ... | 04/25/2006 |
| 7006161 | Bus operation with integrated circuits in an unpowered state A circuit configuration applicable to systems such as consumer electronics devices enables communication between components such as integrated circuits connected to the bus. According to an embodiment, the RUN power supplies are turned to an OFF state in response to... | 02/28/2006 |
| 7002619 | Method and apparatus for presenting stereoscopic images Systems including projection mechanisms, screens, and eyeglasses are detailed. The systems significantly reduce perceptible ghosting even when high contrast images (such as dark figures against a white background) are projected. ... | 02/21/2006 |
| 6937291 | Adaptive video scaler An adaptive filter is adjustable for performing scaling operations. During a scaling operation, the adaptive filter stores scaled data in a memory such that more data samples may be retrieved during a subsequent scaling operation. The size of a finite impulse respon... | 08/30/2005 |
| 6920180 | Image processing inspection apparatus In the present invention, the same image data, captured by a TV camera, is processed by the use of an image-processing board connected to an extension bus constituted by a personal computer and a CPU board inside the personal computer so that the CPU board and the i... | 07/19/2005 |
| 6912000 | Picture processing apparatus A picture processing apparatus is composed of a plurality of picture processing systems. Each picture processing system includes an identical picture processing IC (integrated circuit) and a plurality of memories each capable of memorizing a picture frame and includ... | 06/28/2005 |
| 6900844 | Display control method for video display system and video display system A video display system comprising a plurality of video display apparatuses 11 to 13 for displaying video signals Sv being supplied as video. A specific video display apparatus 11 out of a plurality of the video display apparatuses 11 to | 05/31/2005 |
| 6829783 | Arrangement for producing television contributions An arrangement for producing television contributions in a studio or in a mobile unit, including at least one picture signal source (19 to 22), devices (11 to 17) for processing the picture signals, and outputs (23 to 26) fo... | 12/07/2004 |
| 6809777 | Pixel calculating device A pixel calculating device for performing vertical filtering that includes 16 pixel processing units 1 to 16 and an input buffer group 22 storing 16 pieces of pixel data and filter coefficients. Each of the pixel processing units performs operations using the... | 10/26/2004 |
| 6636222 | Video and graphics system with an MPEG video decoder for concurrent multi-row decoding A video and graphics system processes video data including both analog video, e.g., NTSC/PAL/SECAM/S-video, and digital video, e.g., MPEG-2 video in SDTV or HDTV format. The video and graphics system includes a video decoder, which is capable of concurren... | 10/21/2003 |
| 6609188 | Data flow processor A data flow processor includes a number of hardware units each having more than one mode. A plurality of hardware units may be connected together to implement a flow made up of a series of processes. The flows, initiated by a central processing unit, may ... | 08/19/2003 |
| 6525777 | Video signal processor processing video signal by plurality of data driven processors and television receiver using the same A video signal processor includes a receiver unit receiving a broadcasted wave, an identify unit identifying a broadcasting system according to a signal received by the receiver unit, and a plurality of data driven processors processing a video signal rec... | 02/25/2003 |
| 6441860 | Video signal processing apparatus A video signal processing apparatus which can process video signals with different formats simply by switching between programs for processing video signals. Different system clock signals are sent to the input and output processes by employing a programm... | 08/27/2002 |
| 6340994 | System and method for using temporal gamma and reverse super-resolution to process images for use in digital display systems An image processing system including a display output processor using Temporal Gamma Processing (TGP) and Reverse Super-resolution (RSR) techniques to process images. TGP assures that the time-related representation of an image is as accurate as possible,... | 01/22/2002 |
| 6307598 | Plural-conversion TV receiver converting 1st I-F to 2nd I-F using oscillations of fixed frequency above 1st I-F. Plural-conversion radio receivers for receiving DTV signals, in accordance with the Advanced Television Systems Committee (ATSC) standard, or analog TV, in accordance with the National Television Sub-Committee (NTSC) standard, utilize a first intermediate... | 10/23/2001 |
| 6188381 | Modular parallel-pipelined vision system for real-time video processing A real-time modular video processing system (VPS) which can be scaled smoothly from relatively small systems with modest amounts of hardware to very large, very powerful systems with significantly more hardware. The modular video processing system include... | 02/13/2001 |
| 6154829 | Cascaded arithmetic pipeline data processor Five processing units, namely one data memory, three arithmetic units, and one data memory, are connected together in a cascade arrangement so as to form a single arithmetic pipeline. Likewise, five control devices are connected together in a cascade arra... | 11/28/2000 |
| 6124866 | Multiprocessor system with unit processors assigned a plurality of non-contiguous regions An image processor has a plurality of unit processors, each of which are assigned specific non-contiguous frame regions. All of the unit processors simultaneously start processing input partial image signals after all of the signals corresponding to the a... | 09/26/2000 |
| 6122020 | Frame combining apparatus A frame combining apparatus, having a plurality of decoding means for decoding frame data for each of a plurality of sub-frames through a decoding process opposite to a coding process when a plurality of coded data streams obtained by coding frame data of... | 09/19/2000 |
| 6104751 | Apparatus and method for decompressing high definition pictures A system for processing compressed data corresponding to pictures includes a decoding mechanism, providing a picture memory with decoded picture data. The decoding mechanism requires, for decoding a current block of a previously decoded picture. A plurali... | 08/15/2000 |
| 6073158 | System and method for processing multiple received signal sources A system and method for time slicing multiple received data streams utilizing multiple processors in such a manner as to ensure that all processors are running at full capability and are efficiently timesharing a global memory storage area. The received d... | 06/06/2000 |
| 6052705 | Video signal processor with triple port memory A digital video signal processor using parallel processing includes an input serial-access memory having memory cells in which data is inputted into successive ones of the memory cells in response to a programmed-controlled pointer and a three or more por... | 04/18/2000 |
| 6038350 | Signal processing apparatus A multiple parallel digital signal processor having a large number of bit processing processor elements arranged in one-dimensional array is treated as a processor block, and a plurality of the processor blocks are connected in sequence, while removing re... | 03/14/2000 |
| 5986414 | Configurable light output controller, method for controlling lights and a system for implementing the method and including a configurable light output controller A device and method for generating output trigger signals, for firing one or more light sources, from input trigger signals generated by a vision processor. The input trigger signals are first accepted from the vision processor. Next, output triggers are ... | 11/16/1999 |
| 5929939 | Correlation degree operation apparatus, parallel correlation degree operation apparatus and correlation degree operation method There is provided a correlation degree operation apparatus in which the search area is readily extensible, in which a high-speed process can be assured even though the search area is extended, and which can be formed in a simple arrangement. The search ar... | 07/27/1999 |
| 5926583 | Signal processing apparatus A multiple parallel digital signal processor having a large number of bit processing processor elements arranged in one-dimensional array is treated as a processor block, and a plurality of the processor blocks are connected in sequence, while removing re... | 07/20/1999 |
| 5850487 | Digital image processing apparatus Digital image signals in each small block of m×n picture elements are read out from a first image memory, which stores the digital image signals for one screen, to be stored in block memories BM1Y, BM2Y, BM1C and BM2C, and the electric zoom processing to... | 12/15/1998 |
| 5850268 | Parallel processor apparatus To provide a parallel processor apparatus which can perform processing with a good efficiency on signals comprised of data of different lengths. A parallel processor configured by a serial connection of a first parallel processor and a second parallel pro... | 12/15/1998 |
| 5815646 | Decompression processor for video applications A method and structure including four video decompression structures and eight memory banks are provided for decoding high definition television (HDTV) signal. In this HDTV decompression structure, the 1920×1080 pixel display space is divided into four v... | 09/29/1998 |
| 5768537 | Scalable MPEG2 compliant video encoder A scalable architecture MPEG2 compliant digital video encoder system having an I-frame only video encoder module with a Discrete Cosine Transform processor, a quantization unit, a variable length encoder, a FIFO buffer, and a compressed store interface, f... | 06/16/1998 |
