Quotables
"Flight by machines heavier than air is unpractical and insignificant, if not utterly impossible."
Simon Newcomb, astronomer ; Said in 1902, less than two years before the first flight at Kitty Hawk
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8179397 | Screen display control device A screen display control device includes: a compression unit which compresses input image data in a line unit; a rewritable image memory to which the compressed data compressed in the line unit by the compression unit is written in non-synchronization with a reading... | 05/15/2012 |
| 8179398 | Screen display control device A screen display control device includes: a compression unit which compresses input image data in a line unit; a rewritable image memory to which the compressed data compressed in the line unit by the compression unit is written in non-synchronization with a reading... | 05/15/2012 |
| 8154555 | Memory address re-mapping of graphics data A method and apparatus for creating, updating, and using guest physical address (GPA) to host physical address (HPA) shadow translation tables for translating GPAs of graphics data direct memory access (DMA) requests of a computing environment implementing a virtual... | 04/10/2012 |
| 8068113 | Display control semiconductor integrated circuit The present invention provides a display control semiconductor integrated circuit having therein a RAM, capable of repairing a defective bit included in the RAM and improving the yield without significantly increasing the occupation area. A liquid crystal controller... | 11/29/2011 |
| 8040354 | Image processing device, method and program There is provided an image processing device for controlling a display device to display a plurality of unit images making up a moving image at predetermined intervals, the image processing device including: 4×N (N: an arbitrary integer) quadrant memories; a separa... | 10/18/2011 |
| 8035648 | Runahead execution for graphics processing units A method, in accordance with an embodiment of the invention, includes detecting a memory page miss associated with a thread operating on a Graphics Processing Unit (GPU). A request can be issued to receive the memory page associated with the memory page miss. There ... | 10/11/2011 |
| 8035647 | Raster operations unit with interleaving of read and write requests using PCI express A raster operations (ROP) unit interleaves read and write requests for efficiently communicating with a frame buffer via a PCI Express (PCI E) link or other system bus that provides separate upstream and downstream data transfer paths. One example of a ROP unit proc... | 10/11/2011 |
| 8009174 | Processing a data array with a meandering scanning order using a circular buffer memory A data buffering device which contains an input unit adapted to sequentially receive a two-dimensional array of data structures organized by an index pair with a first index stepwise traversing first-index values in a meandering manner defined by a first and a secon... | 08/30/2011 |
| 7999818 | Hands-free, user-formatted instruction display system An instruction display system includes memory for storing instruction information in a format specified by the user, a display, and a hands-free user-controlled processor. Hands-free user inputs define selected portions of the stored instruction information that are... | 08/16/2011 |
| 7995067 | Cyclical image buffer A storage buffer attached to an image processor for stereo image processing. The processor compares a first image and a second image. The storage buffer stores image data of the second image. The storage buffer includes: a data-shifting-hardware mechanism which whil... | 08/09/2011 |
| 7986326 | Interactive set-top box having a unified memory architecture According to one embodiment, a graphics/video processor includes a memory controller. The memory controller includes a first arbiter that receives memory client requests to access a memory device, and a first memory buffer coupled to the first arbiter. The first arb... | 07/26/2011 |
| 7911473 | Method for acquiring extended display identification data (EDID) in a powered down EDID compliant display controller A display controller coupled to a display device by way of a display interface and to a host device by way of a data port that includes a processor arranged to process executable instructions and associated data, a single memory device for storing the executable ins... | 03/22/2011 |
| 7868897 | Apparatus and method for memory address re-mapping of graphics data A method and apparatus for creating, updating, and using guest physical address (GPA) to host physical address (HPA) shadow translation tables for translating GPAs of graphics data direct memory access (DMA) requests of a computing environment implementing a virtual... | 01/11/2011 |
| 7868896 | Method, apparatus, and computer-readable medium for utilizing an alternate video buffer for console redirection in a headless computer system Methods, systems, apparatus, and computer-readable media are provided for utilizing an alternate video buffer for console redirection in a headless computer system. According to the method, a buffer is created in the main memory of the computer that is configured to... | 01/11/2011 |
| 7852343 | Burst memory access method to rectangular area The information processing device in the present invention includes a memory 1 which is a DRAM featuring a burst mode, and burst-transfers data at successive column addresses, masters (13), (14), and (15) which issue access requests, and ... | 12/14/2010 |
| 7847802 | Apparatus, method, and system for coalesced Z data and color data for raster operations A graphics system coalesces Z data and color data for a raster operations stage. The Z data and color data are stored in a memory aligned tile format. In one embodiment, rendering modes in which the tile does not have a data capacity corresponding to Z data or color... | 12/07/2010 |
| 7839409 | Acquisition of extended display identification data (EDID) using inter-IC (I2C) protocol In a VESA standard compliant display controller having a processor arranged to process executable instructions and associated data, a memory device arranged to store EDID and the executable instructions and associated data, a number of data ports coupled to the memo... | 11/23/2010 |
| 7830391 | Checkerboard buffer using two-dimensional buffer pages Methods and apparatus for storing and retrieving data using two-dimensional arrays. In one implementation, a checkerboard buffer page system includes: a data source, providing data elements in a first order; a data destination, receiving data elements in a second or... | 11/09/2010 |
| 7812848 | Memory device, display control driver with the same, and display apparatus using display control driver A memory device includes a memory and a control circuit. The memory includes cells arranged in a matrix of rows and columns. The cells are grouped into banks, and each of the banks contains at least one column of the cells. The control circuit instructs a read opera... | 10/12/2010 |
| 7800621 | Apparatus and methods for control of a memory controller Apparatus and methods are disclosed for controlling the memory controller and, in particular, controlling signaling of the memory controller to a memory via memory interface during a static screen condition. An apparatus includes static image detection logic that is... | 09/21/2010 |
| 7791609 | Apparatus and method providing automatic display control in a multimedia system An apparatus and a method providing an automatic display control in a multimedia system. The apparatus includes a memory that stores predetermined display information; a controller that includes a communication module to perform data communication with an external d... | 09/07/2010 |
| 7786997 | Portable game machine and computer-readable recording medium In each odd-numbered frame, a game image generated by a three-dimensional image processing unit 31 is supplied to a first LCD 11, and then a game image identical to the generated game image is stored in a first VRAM 21a. Also, a two-dimen... | 08/31/2010 |
| 7786998 | Methods and apparatus for controlling video playback The present disclosure discusses methods and apparatus for controlling the video playback in a video playback system. In particular, a method for controlling video playback includes receiving a flip call to display video data from a flip queue buffer. Processing of ... | 08/31/2010 |
| 7777751 | Tiled memory array for full search motion estimation A plurality of memory circuits and a logic circuit. The plurality of memory circuits may be configured to store a plurality of pixels. The pixels may be used in a motion estimation stage of a video encoder. The logic circuit may be configured to (i) control which of... | 08/17/2010 |
| 7750914 | Subdividing geometry images in graphics hardware A system may include a graphics memory, a data bus, a processor, and a vertex shader. The data bus may be operatively connected to the graphics memory. The processor may send vertex data to the graphics memory via the data bus. The vertex shader may read the vertex ... | 07/06/2010 |
| 7746349 | Method and apparatus for display of data To display a row of characters in the VGA alphanumeric mode, the ASCII and attribute bits for all such characters are retrieved from the main memory and stored in a local cache memory. The font and unused bits that are also retrieved from the memory during the retri... | 06/29/2010 |
| 7688324 | Interactive set-top box having a unified memory architecture According to one embodiment, a graphics/video processor includes a memory controller. The memory controller includes a first arbiter that receives memory client requests to access a memory device, and a first memory buffer coupled to the first arbiter. The first arb... | 03/30/2010 |
| 7667708 | Display controller, electronic instrument, and method of supplying image data A display controller includes a memory storing at least three frames of image data, a write starting address register to which a write starting address is set, a read starting address register to which a read starting address is set, and a rotation control section p... | 02/23/2010 |
| 7573483 | Dynamic buffer pages Methods and apparatus for adjusting the geometry of buffer pages. In one implementation, a buffer page system includes: a data source, providing data elements in a first order; a data destination, receiving data elements in a second order, where each data element co... | 08/11/2009 |
| 7557811 | Method and/or apparatus for video data storage An apparatus and method for storing image data comprising a first storage device and a second storage device. The first storage device may be configured to store at least one first pixel from a first field of a frame of the image at a first physical address in the f... | 07/07/2009 |
| 7535474 | System and method for rotating rasterized image data A method includes logically organizing rasterized image data into a first matrix of pixel tiles and individually rotating each pixel tile so as to generate a corresponding pixel tile of a second matrix representing an orthogonal representation of the first matrix. E... | 05/19/2009 |
| 7495668 | Display controller with display memory circuit A display memory circuit includes a drawing memory and a dynamic display memory. The drawing memory stores data and at least a portion of the data are possibly rewritten into a new data at a third timing, the third timing being optional between a first timing and a ... | 02/24/2009 |
| 7477257 | Apparatus, system, and method for graphics memory hub A memory hub permits a graphics processor to access random access memories, such as dynamic random access memories (DRAMs). In one implementation, the memory hub permits an increase in effective memory bandwidth by aggregating the memory of two or more memories. In ... | 01/13/2009 |
| 7474313 | Apparatus, method, and system for coalesced Z data and color data for raster operations A graphics system coalesces Z data and color data for a raster operations stage. The Z data and color data are stored in a memory aligned tile format. In one embodiment, rendering modes in which the tile does not have a data capacity corresponding to Z data or color... | 01/06/2009 |
| 7471298 | Fetching pixel data with reduced memory bandwidth requirement A system and method is provided which enables pixel data stored in multiple memory pages to be combined in one data packet, thereby reducing the number of data packets needed to transfer a group of reference pixel data. In one embodiment for reducing the reference d... | 12/30/2008 |
| 7439983 | Method and apparatus for de-indexing geometry A pixel shader is operated to perform a first texture lookup in an index buffer to obtain a vertex index value for a geometric primitive to be displayed. The pixel shader is also operated to perform a second texture lookup in a vertex buffer to obtain vertex data, w... | 10/21/2008 |
| 7439980 | Image processing method and apparatus In image processing adapted to a display apparatus using a plurality of line buffers for storing data regarding dots aligned on scanning lines on the screen, when a line having a prescribed width and a prescribed length is drawn on the screen, a line drawing range i... | 10/21/2008 |
| 7429990 | Network management card for use in a system for screen image capturing A network management card is provided to capture a screen image of a host system for transmission over a computer network for remote viewing and remote system management. The network management card is provided with a processor which processes a program to implement... | 09/30/2008 |
| 7417638 | Data write circuit A data write circuit includes a receiver which receives pixel data with an affix of display state designating data for designating a display state; a setting section in which set are write control data containing first display state designating data for designating ... | 08/26/2008 |
| 7400327 | Apparatus, system, and method for a partitioned memory A memory system having a number of partitions each operative to independently service memory requests from a plurality of memory clients while maintaining the appearance to the memory client of a single partition memory subsystem. The memory request specifies a loca... | 07/15/2008 |
