Bizarre Patents
Wearable Device For Feeding and Observing Birds and Other Flying Animals
A device for feeding and observing flying animals comprising a hat, a support mounted on the hat and extending outward from the hat, and a feeder mounted on the support.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8106807 | Bubble correction in a flash analog-to-digital converter Embodiments of a flash analog-to-digital converter (ADC) that can detect and suppress bubbles in a thermometer code of a flash ADC are provided herein. Bubbles can result in large sparkle errors, which degrade the bit error rates (BER) of flash ADCs. The present inv... | 01/31/2012 |
| 8022855 | Analog/digital converter An A/D converter includes a plurality of comparators that performs sampling of a plurality of reference voltages and analog input signals during a sampling time, and compares each of the plurality of reference voltages with each of the plurality of analog signals du... | 09/20/2011 |
| 8022854 | Thermometer code transcoding and encoding methods and systems Examples of systems and methods are provided for generating an output signal having an output code having less number of bits compared to an input signal having a thermometer code representation. The system may partition the input code bits into non-overlapping clus... | 09/20/2011 |
| 7999718 | Analog-to-digital converter and electronic system including the same An analog-to-digital converter includes a first logic unit and a second logic unit. The first logic unit is configured to receive a plurality of thermometer codes and inverse thermometer codes generated based on an analog signal received by the analog-to-digital con... | 08/16/2011 |
| 7843374 | Priority encoder A priority encoder encodes an (N+1)-bit thermometer code, where N indicates a natural number. A plurality of selectors are arranged in a matrix of M rows and (N+1) columns, where M indicates a natural number, and select one of signals at first and second input termi... | 11/30/2010 |
| 7696917 | Encode circuit and analog-digital converter comprising a digital average unit and a logical boundary detection unit An encode circuit includes a digital average unit that receives cyclic thermometer codes or standard thermometer codes, and that reduces a bubble error in the received thermometer codes by a majority vote rule, a logical boundary detection unit that detects a logica... | 04/13/2010 |
| 7518541 | Magnetic resonance imaging apparatus and A-D conversion device With the aim of reducing noise due to a digital signal in an A-D conversion unit, the following is implemented: an input unit is provided with four A-D converters and a gray code conversion unit. An analog NMR signal corresponding to each channel is inputted to each... | 04/14/2009 |
| 7456774 | Encoder circuit and A/D conversion circuit An encoder circuit and A/D converter that can minimize the error of an encoder output with respect to all the possible combinations of thermometer codes are desired to be provided. To this end, an encoder circuit has a logic thereof configured to take a thermometer ... | 11/25/2008 |
| 7446694 | System for synchronization of multi-sensor data A multi-sensor system includes a first analog sensor sub-system, a second analog sensor sub-system, and a system for synchronizing the outputs of the first and second analog sub-systems. Each analog sensor sub-system includes a sensor that produces an analog output.... | 11/04/2008 |
| 7397411 | Method, apparatus, system, and program for code conversion transmission and code conversion reception of audio data A system and a method of suppressing outstanding degradation of decoded audio quality due to a transmission error of audio coded data are provided without feedback information from a receiver, thereby reducing the increase of the number of necessary transmission ban... | 07/08/2008 |
| 7365670 | Digital-to-analog converter An analog-to-digital converter has a resistor string that generates a series of voltages that are equally spaced in the middle range of the series and unequally spaced at the upper and lower ends. An upper selector selects voltages at the upper end. A lower selector... | 04/29/2008 |
| 7327292 | Bubble error rejecter in data converter A bubble error rejecter includes a cascade of front and rear voting sections for correcting bubble errors spanning multiple bits from interpolation. The front voting section generates first correction codes from first thermometer codes determined from preamplified s... | 02/05/2008 |
| 7315272 | Inverter-based flash analog-to-digital converter using floating resistor ladder An analog-to-digital converter device for converting an analog signal into a digital signal includes a comparator array including a plurality of comparators, each of the comparators including a first inverter and a second inverter connected in series with the first ... | 01/01/2008 |
| 7315273 | Analog-to-digital conversion method, analog-to-digital converter, semiconductor device for detecting distribution of physical quantity, and electronic apparatus In an analog-to-digital conversion method for converting a difference signal component representing a difference between a reference component and a signal component in an analog signal to be processed into digital data, in a first process, a signal corresponding to... | 01/01/2008 |
| 7286072 | Analog-to digital converter and analog-to digital conversion apparatus An analog-to-digital conversion apparatus which has a variable resolution and allows a reduction in power consumption. This apparatus comprises an analog-to-digital converter (ADC) of parallel type, a controller, and an interpolation circuit. The analog-to-digital c... | 10/23/2007 |
| 7283068 | Binary decoders in electronic integrated circuits An improved binary decoder incorporating a selection circuit that activates a selected output corresponding to a input binary value, and a deselecting circuit coupled to each output that deactivates all other outputs when the selected output is activated. The desele... | 10/16/2007 |
| 7283083 | Pipelined analog-to-digital converter with mid-sampling comparison A double-sampled pipeline analog-to-digital conversion (ADC) system and method in which latching of the intrastage digital quantization signals occurs approximately midway the leading and trailing edges of the clock signals. ... | 10/16/2007 |
| 7271757 | Encoder circuit and A/D conversion circuit An encoder circuit and A/D converter that can minimize the error of an encoder output with respect to all the possible combinations of thermometer codes are desired to be provided. To this end, an encoder circuit has a logic thereof configured to take a thermometer ... | 09/18/2007 |
| 7265705 | Opamp and capacitor sharing scheme for low-power pipeline ADC A first stage circuit for a high-speed, high-resolution pipeline analog-to-digital converter (ADC) implements operational amplifier (opamp) sharing and capacitor sharing to combine the sample-and-hold (SAH) and the MDAC (multiplying digital to analog converter) func... | 09/04/2007 |
| 7262724 | System and method for adjusting dynamic range of analog-to-digital converter Techniques for adjusting the dynamic range of an A/D converter in response to various conditions are disclosed. A value output by the A/D converter is utilized to determine if the A/D converter is operating at or above its current dynamic range capabilities (i.e., t... | 08/28/2007 |
| 7253759 | Continuous-time delta-sigma modulators using distributed resonators A distributed resonator or filter in a continuous-time delta-sigma modulator is disclosed, where the transfer function of the resonator or filter repeats every Fs, where Fs is the sampling frequency of the modulator. On one side, like continuou... | 08/07/2007 |
| 7233170 | Programmable driver delay Data busses are configured as N differential channels driven by a data signal and its complement through two off-chip drivers (OCDs). Each OCD is preceded by a programmable delay element and a two way MUX. The two data channels either transmit the data signals or a ... | 06/19/2007 |
| 7227491 | Control apparatus and method for scrambling the assignment of the references of a quantizer in a sigma-delta analogue/digital converter The control apparatus (8′) is used to dynamically assign N individual references to N individual comparators of a quantizer in a sigma-delta analogue/digital converter, the control apparatus (8′) generating a digital control signal (9′). T... | 06/05/2007 |
| 7196649 | Reprogrammable distributed reference ladder for analog-to-digital converters An analog to digital converter comprises a plurality of comparators, each comparator for comparing an input electrical signal with a respective, pre-selected reference electrical signal, an encoder coupled to the comparators to receive a detection signal from each c... | 03/27/2007 |
| 7190219 | Extended range variable-gain amplifier An extended range variable gain amplifier is described. The variable gain capability is achieved by replacing differential pair amplifiers having an input signal with less attenuation with one having an input signal that is more attenuated. This replacement continue... | 03/13/2007 |
| 7180434 | Audio data code conversion transmission method and code conversion reception method, device, system, and program A system and a method of suppressing outstanding degradation of decoded audio quality due to a transmission error of audio coded data are provided without feedback information from a receiver, thereby reducing the increase of the number of necessary transmission ban... | 02/20/2007 |
| 7171542 | Reconfigurable interface for coupling functional input/output blocks to limited number of i/o pins A reconfigurable processor system n an intergrated circuit includes a processor core that operates on a set of instructions to carry out predefined processes. A plurality of input/output pins are provided for interfacing with external signals. A reconfigurable inter... | 01/30/2007 |
| 7158068 | Technique for comparing analog signal with reference voltage The present invention provides a technique for reducing power consumption of an A/D converting device. An A/D converting device according to the present invention includes: multiple comparators each of which has a function for comparing input analog signals with a p... | 01/02/2007 |
| 7159204 | System and method for design entry and synthesis in programmable logic devices A system and method facilitates the implementation of analog circuitry in electronic programmable devices. A user can specify user measurable parameters for analog features of the circuit, without requiring knowledge of the internal way in which those analog circuit... | 01/02/2007 |
| 7154427 | Electronic circuit apparatus A circuit including analog circuits processes an analog input signal. Further, the circuit including the analog circuits sends a coefficient to a coefficient detection/control circuit. The coefficient is indicative of a predetermined property of each of the analog c... | 12/26/2006 |
| 7142141 | System and method for scheduling access to an analog-to-digital converter and a microprocessor An audio system is disclosed and includes a semiconductor device having an analog-to-digital converter (ADC) system and includes a controller and a programmable control register coupled to the controller. The ADC system also includes a plurality of channels coupled ... | 11/28/2006 |
| 7142145 | Analog-to-digital converter An analog to digital converter circuit includes an isolation circuit, an input circuit including a resistor chain, a plurality of fixed threshold comparators, and an encoder. The resistor chain includes a plurality of resistors connected in series, the isolation cir... | 11/28/2006 |
| 7132972 | Continuous-time digital signal generation, transmission, storage and processing A method of digitally processing an analog signal in continuous time includes producing a continuous-time digital signal from an analog signal via a technique that does not include periodic sampling, then producing one or more delayed versions of the continuous-time... | 11/07/2006 |
| 7123176 | Digital peak detector with noise threshold and method A circuit and method for processing digitized analog signals (“input signals”) containing noise as well as maxima and minima of input signal, whereby local peaks and valleys of the input signal are detected and captured in the presence of the noise, and whereby ... | 10/17/2006 |
| 7119529 | Circuit arrangement with a resistor voltage divider chain A description is given of a circuit arrangement with a resistor voltage divider chain which comprises a number N of two-terminal resistors which are connected in series between a number N+1 of connection points, with N being greater than or equal to 2. In order to m... | 10/10/2006 |
| 7116260 | Mismatch shaped analog to digital converter A mismatch shaped analog to digital converter. The novel analog to digital converter includes a first circuit for providing a plurality of reference voltages, a plurality of comparators adapted to compare an input signal with the reference voltages, and a second cir... | 10/03/2006 |
| 7107391 | Automatic learning in a CAM A CAM array which enables a learning process to be an extension of a search process is disclosed. When a search fails to find a matching data in the CAM array, the searched data can automatically be written to a next free address without resorting to any additional ... | 09/12/2006 |
| 7076003 | Constellation design for modem receiver A method of forming a constellation design, and a receiver having both a processor that generates the constellation design and having a comparator. The particular constellation design described herein reduces errors resulting from a noisy communication channel. The ... | 07/11/2006 |
| 7057546 | Binary priority encoder Apparatuses for binary priority encoding are described. A binary priority encoder (100, 100L) includes a data input bus (139), a first logic tree (110) coupled to receive data from the input bus (139), and a second logic tree (130)... | 06/06/2006 |
| 7039540 | Apparatus, system, and method for testing an analog to digital converter An apparatus, system, and method are disclosed for testing an analog to digital converter with a known analog signal applied. A first register module stores a first digitized instance of an analog signal. A second register module stores a second digitized instance o... | 05/02/2006 |
