In 1879, Auguste Bartholdi received design patent number 11,023 titled "Design for a Statue". It was for the Statue of Liberty.
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 7786847 | Radio frequency identification device An RFID device includes an analog block configured to receive a radio frequency signal so as to output an operation command signal, a digital block configured to output an address, a temperature address, an operation control signal, and a temperature sensor activati... | 08/31/2010 |
| 7274283 | Method and apparatus for resisting hardware hacking through internal register interface Methods and apparatus that allow restricted access to internal registers of an integrated circuit (IC) device via an interface are provided. Unrestricted access to internal registers via the interface may be allowed during a manufacturing process to allow device tes... | 09/25/2007 |
| 6965299 | High-speed, low-power crossbar switch In a crosspoint switch, both input buses and output buses are driven at low swing. Self-timed, differential, push-pull, low swing driver circuits drive the input buses and are provided in the crosspoints to drive the output buses. Clocked, regenerative sense amplifi... | 11/15/2005 |
| 5777529 | Integrated circuit assembly for distributed broadcasting of high speed chip input signals An integrated circuit assembly and a method for distributed broadcasting of high speed chip input signals to a series of on-chip destination cells is provided, which eliminates the need for input buffers. A bufferless distributed broadcasting path is prov... | 07/07/1998 |
| 5559971 | Folded hierarchical crosspoint array A hierarchical crosspoint array is formed by switch cells occupying separate rectangles in a common plane of an integrated circuit. The switch cells are arranged to form square subarrays which, along with a corresponding set of control cells form a compac... | 09/24/1996 |
| 4787064 | Circuit module with interface circuits for connecting to plurality of busses operating in different operating modes Circuit module assembly, includes a circuit module, integrated circuits with a first set of operating characteristics disposed on the module, a bus having a second set of operating characteristics, contact elements connected to the bus for transmitting da... | 11/22/1988 |
| 4779229 | Prom with programmable output structures An imporoved, integrated circuit memory device is disclosed. Programmable read only memory (PROM) is combined with a programmable output circuit. The output circuiry can be programmed individually to provide a combinatorial logic signal or a registered lo... | 10/18/1988 |
| 4769644 | Cellular automata devices Noise and fault tolerant devices made of cellular automata are disclosed. Preferred embodiments include cellular automata with updating rules that set a cell to a first state if more than a threshold number of adjacent cells are in the first state and wit... | 09/06/1988 |
| 4743899 | Decoder/multiplexer circuit including multi-emitter transistors A decoder/multiplexer circuit for selecting one of a plurality of input signals includes an array formed of a plurality of decode transistors. All of the collectors of the decode transistors are commonly formed in a large epitaxial pocket, thereby reducin... | 05/10/1988 |
| 4742252 | Multiple array customizable logic device An integrated circuit having multiple programmable arrays in which a first programmable array receives a plurality of first inputs and generates a plurality of first outputs as programmed by the user. Also, a second programmable array receives a plurality... | 05/03/1988 |
| 4660171 | Apparatus and method using a programmable logic array for decoding an operation code and providing a plurality of sequential output states Apparatus and method for decoding computer operation codes. The operation code is decoded into a single product term in the AND array of a programmable logic array. That single product term is then processed through a clock driven sequencer to generate a ... | 04/21/1987 |
| 4631686 | Semiconductor integrated circuit device A programmable semiconductor integrated circuit device is disclosed, which includes different kinds of MSI scale function blocks formed on a substrate. First wiring lines extending in a row direction are connected to input terminals of the function blocks... | 12/23/1986 |
| 4479126 | MIS Decoder circuit A decoder circuit, used, for example, in a semiconductor memory device, decodes an n bit address signal and selects one of 2n output lines such as word lines or bit lines. In the decoder circuit, MIS transistors connected to decoded signal outp... | 10/23/1984 |
| 4307379 | Integrated circuit component An integrated circuit component having an array of rows and columns of programmable coupling elements, the rows being coupled to a plurality of independent input signals and the columns being coupled to output ports through a plurality of selectors. With ... | 12/22/1981 |
| 4041459 | Integrated programmable logic arrangement An integrated programmable logic arrangement is provided into which a logic pattern can be electronically written, and out of which a logic pattern can be electronically read-out. The logic arrangement has an AND-matrix, an OR-matrix, switching transistor... | 08/09/1977 |
| 4006470 | Read-only memory A read-only memory is provided with a multiplexer unit having at least one merged column. Thus, the read-only memory occupies a greatly reduced space.... | 02/01/1977 |