Quotables
"That’s an amazing invention, but who would ever want to use one of them?"
President Rutherford B. Hayes ; Said in 1876, after Alexander Graham Bell demonstrated the telephone to him at the White House
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8063688 | AC clamp circuit for video applications This invention is a clamp circuit for a video input. The clamp circuit includes: a coupling capacitor; a differential amplifier comparing a video input to predetermined reference voltage; a clamp transistor having a gate connected to the output terminal of the diffe... | 11/22/2011 |
| 7999596 | Digital suppression of spikes on an 1C bus An apparatus that is adapted to receive signals from an Inter-Integrated Circuit (I2C) bus is provided. The apparatus comprises a serial data (SDA) filter, a serial clock (SCL) filter, I2C interface logic, and operational circuitry. The SDA fil... | 08/16/2011 |
| 7982521 | Device and system for reducing noise induced errors A method and a device for reducing noise induced errors. The device includes: a latch that includes a latch input node; a voltage limiting transfer circuit connected between a first input node and between the latch; wherein the voltage limiting transfer circuit is a... | 07/19/2011 |
| 7982522 | Semiconductor integrated circuit for realizing an amplifier having ringing reduction circuitry An N-channel transistor is provided as a switch between a high potential power line and a low potential power line. A high-pass filter is constituted by a capacitor and a resistor. When a voltage between the high potential power line and the low potential power line... | 07/19/2011 |
| 7764105 | MOSFET for synchronous rectification This invention discloses a new MOSFET device. The MOSFET device has an improved operation characteristic achieved by connecting a shunt FET of low impedance to the MOSFET device. The shunt FET is to shunt a transient current therethrough. The shunt FET is employed f... | 07/27/2010 |
| 7701277 | Variable-impedance gated decoupling cell Embodiments of the present invention provide a system that controls noise in a power system that includes a power rail and a ground rail. The system includes a MOS transistor coupled in series with a decoupling capacitor between the power rail and the ground rail an... | 04/20/2010 |
| 7564287 | High voltage tolerant input buffer An input buffer protection circuit is disclosed which comprises a NMOS transistor with a source, drain and gate coupled to an input terminal of the input buffer, a pad and a chip peripheral positive power supply voltage (VDDP), respectively, and a PMOS transistor wi... | 07/21/2009 |
| 7528643 | Semiconductor device, electronic device having the same, and driving method of the same A digital circuit which can operate normally regardless of binary potentials of an input signal is provided. A semiconductor device comprising a correcting unit and one or a plurality of circuit elements, the correcting unit including a first capacitor, a second cap... | 05/05/2009 |
| 7428279 | Reduced complexity sliding window based equalizer A sliding window based data estimation is performed. An error is introduced in the data estimation due to the communication model modeling the relationship between the transmitted and received signals. To compensate for an error in the estimated data, the data that ... | 09/23/2008 |
| 7372681 | Electrostatic discharge (ESD) protection device with simultaneous and distributed self-biasing for multi-finger turn-on An electrostatic discharge (ESD) protection circuit for a semiconductor integrated circuit (IC) that protects core circuitry of the IC during normal operations, and shunts ESD events during non-powered mode of the IC. The ESD protection circuitry includes a multi-fi... | 05/13/2008 |
| 7358536 | Active matrix substrate An active matrix substrate includes a substrate, pixel units, driving lines, and an electrostatic discharge protection circuit. The substrate has an active region and a peripheral region. The pixel units are arranged to form a matrix inside the active region. The dr... | 04/15/2008 |
| 7348808 | Method and apparatus for detection of high-speed electrical signals A signal detector includes, in part, first and second peak detectors, a comparator and an amplifier. The first peak detector generates a first signal in response to receiving an incoming signal. The second peak detector generates a second signal in response to recei... | 03/25/2008 |
| 7339803 | Inverter bridge short-circuit protection scheme A fault handling system for short circuit recovery in three-phase multiple-level inverter bridges, used to drive inductive loads, to assure a proper sequence for turning-off switches in the inverter bridge. Switches are selected for use in the inverter bridge so tha... | 03/04/2008 |
| 7330067 | Semiconductor apparatus Disclosed is a semiconductor apparatus adapted to reduce the inflow of current from an external input terminal in a power saving mode. A mode decision circuit 11 outputs to an interruption circuit 10 and a floating prohibiting circuit 15 a mode ... | 02/12/2008 |
| 7330063 | Circuit arrangement for limiting a ringing current A circuit arrangement for bidirectional current limiting comprises a first transistor, a second transistor, a first resistor, a first zener diode and a second zener diode. The first transistor comprises a first controllable path and a first control terminal and the ... | 02/12/2008 |
| 7315438 | Technique to reduce ESD loading capacitance The capacitive loading effects of an ESD circuit having an electrostatic-protection diode are reduced by using a capacitance compensation circuit. Under normal operation when no electrostatic discharge is experienced, the capacitance reduction circuit maintains a re... | 01/01/2008 |
| 7301741 | Integrated circuit with multiple independent gate field effect transistor (MIGFET) rail clamp circuit A rail clamp circuit (100) includes first and second power supply voltage rails, a multiple independent gate field effect transistor (MIGFET) (128), and an ESD event detector circuit (138). The MIGFET (128) has a source/drain path coupled... | 11/27/2007 |
| 7295411 | Semiconductor integrated circuit device An inventive semiconductor integrated circuit device includes: an external connection terminal; an electrostatic discharge protection circuit; an output circuit; an output prebuffer circuit; an input prebuffer circuit; an internal circuit; an inter-power supply elec... | 11/13/2007 |
| 7289302 | On slider inductors and capacitors to reduce electrostatic discharge damage A slider for use in a magnetic disk drive includes read pads for connecting to a flexible circuit that couples to a pre-amplifier circuit, a transducer, and a protector connected to the transducer and the read pads to protect the transducer against damage from elect... | 10/30/2007 |
| 7280410 | System and method for mode register control of data bus operating mode and impedance A DRAM device includes a mode register that is programmed to select one of two modes for operating data bus terminals in the device. A timing circuit generates timing signals in synchronism with the clock signal that correspond to the selected mode. The timing signa... | 10/09/2007 |
| 7278577 | Image input system An image input system includes a solid state image pickup device and a preprocessor for performing correlated double sampling amplification on an output of the image pickup device and outputting a video signal. The preprocessor has a correlated double sampling ampli... | 10/09/2007 |
| 7280330 | ESD protection for RF power amplifier circuits An electrostatic discharge (ESD) device for protecting a power amplifier circuit is disclosed. The ESD device comprises a first ESD protection circuit coupled between a positive terminal of a supply voltage and a negative terminal of the supply voltage, and a second... | 10/09/2007 |
| 7280332 | On-chip ESD protection circuit for compound semiconductor heterojunction bipolar transistor RF circuits A low loading capacitance on-chip electrostatic discharge (ESD) protection circuit for compound semiconductor power amplifiers is disclosed, which does not degrade the circuit RF performance. Its principle of operation and simulation results regarding capacitance lo... | 10/09/2007 |
| 7256975 | ESD protection circuit and method An electrostatic discharge (ESD) protection circuit and method thereof are presented. In some embodiments, a high voltage tolerant input/output circuit comprises an ESD detection circuit, a first first-type transistor, a first second-type transistor, and a second se... | 08/14/2007 |
| 7245171 | Voltage clamping circuit for a bicycle dynamo A voltage clamping circuit comprises a first high current gain circuit adapted to receive current from the first line; and a first switching circuit that turns on the first high current gain circuit to flow current away from the first line when the first switching c... | 07/17/2007 |
| 7233475 | Integrated circuit with an electrostatic discharge protection circuit MOS Transistors and bipolar junction transistors are connected to input pads and output pads for implementing electrostatic discharge protection. By conducting a power clamp circuit and applying a substrate-trigger technology, electrostatic discharge protection is f... | 06/19/2007 |
| 7233468 | Level shifter ESD protection circuit with power-on-sequence consideration A level shifter ESD protection circuit with power-on-sequence consideration used for receiving a first signal and outputting a second signal is provided. The level shifter circuit includes an inverter, a first switch, a second switch, a voltage level shifting circui... | 06/19/2007 |
| 7230470 | Power switch using a field-effect transistor (FET) pair A power switch, and a method, for use with a power switch having a field-effect transistor (FET) including source, drain and gate terminals. The power switch includes a first field-effect transistor (FET) having a first drain coupled to the drain terminal, a first s... | 06/12/2007 |
| 7230807 | Protection circuit for a transistor A protection circuit for transistor that avoids the use of performance hindering resistors or diodes or capacitors includes a routing circuit for routing an electrostatic discharge current around the transistor and a detection circuit that switches on the routing ci... | 06/12/2007 |
| 7227402 | System and method for controlling input buffer biasing current A system and method for controlling input buffer biasing current include an input buffer circuit with an input current detector circuit configured to generate a plurality of discrete biasing control signals. At least one input buffer is configured to adjust the bias... | 06/05/2007 |
| 7224949 | ESD protection circuit for radio frequency input/output terminals in an integrated circuit An integrated circuit comprises an ESD protection circuit including an inductor coupled between an input terminal and a ground terminal at which an RF signal is applied. The inductor is designed so as to provide a sufficient current capability required in typical ES... | 05/29/2007 |
| 7221206 | Integrated circuit device having clock signal output circuit Integrated circuit device includes: a wiring; a clock signal output circuit including a ring oscillator; an internal circuit; an internal power supply generation circuit for supplying an electric power to the clock signal output circuit and to the internal circuit o... | 05/22/2007 |
| 7215579 | System and method for mode register control of data bus operating mode and impedance A DRAM device includes a mode register that is programmed to select one of two modes for operating data bus terminals in the device. A timing circuit generates timing signals in synchronism with the clock signal that correspond to the selected mode. The timing signa... | 05/08/2007 |
| 7208983 | Image-sensor signal processing circuit By flexibly coping with both image sensors of a CCD sensor and a CMOS sensor without providing any external circuit, a signal processing is performed. In a sensor selecting switch provided in an image-sensor signal-processing circuit, first and fourth switches are t... | 04/24/2007 |
| 7202699 | Voltage tolerant input buffer A method and an apparatus are described for a voltage tolerant input buffer. An embodiment of an input buffer includes a differential circuit and a plurality of switches coupled with the differential circuit. The plurality of switches applies a voltage to the differ... | 04/10/2007 |
| 7203043 | Method and structure for external control of ESD protection in electronic circuits A method and structure for external control of an electrostatic discharge (ESD) protection of electronic devices. According to the structure, one or more shunt circuits are coupled to the electronic devices and one or more external contacts are coupled to the one or... | 04/10/2007 |
| 7193251 | ESD protection cluster and method of providing multi-port ESD protection In multiple port chip circuit, an ESD protection circuit and method of protecting the ports of the multiple port circuit, includes providing a plurality of bi-directional snapback devices such as DIACs and connecting only one electrode to ground while connecting the... | 03/20/2007 |
| 7190563 | Electrostatic discharge protection in a semiconductor device An electrostatic discharge (ESD) protection circuit for protecting a circuit from an ESD event, the ESD protection circuit comprises a metal-oxide semiconductor (MOS) device including a gate terminal, a first source/drain terminal, a second source/drain terminal and... | 03/13/2007 |
| 7190594 | Next high frequency improvement by using frequency dependent effective capacitance A connector is provided for simultaneously improving both the NEXT high frequency performance when low crosstalk plugs are used and the NEXT low frequency performance when high crosstalk plugs are used. The connector includes a first compensation structure provided ... | 03/13/2007 |
| 7187194 | Device for probe card power bus voltage drop reduction Noise reduction for application of structural test patterns to a Device Under Test (DUT) is accomplished with a capacitor “booster” bypass network on the probe card in which the capacitors are charged to a much higher voltage Vboost than the DUT power... | 03/06/2007 |
