Did You Know...
...Daniel Webster invented a "bull plow" to pull out tree stumps. It didn't catch on because it was huge and required four oxen to pull it!
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8035416 | Bipolar-MOS driver circuit The present invention relates to electronic driver circuits, and more particularly, to low power electronic driver circuits having low manufacturing costs. The present invention is a circuit design that utilizes two transistor types that can be manufactured together... | 10/11/2011 |
| 7501860 | Differential input driver using current feedback and cross-coupled common base devices A differential input driver circuit (10, 50) includes first and second transistors (Q0, Q3) as input transistors and third and fourth transistors (Q1, Q2) as diode-connected, cross-coupled transistors. In one embodiment, first, sec... | 03/10/2009 |
| 7425846 | Gate driving device and flat display device employing such a gate driving device A flat display device may include a plurality of electrodes arranged in one direction, a first transistor coupled between the plurality of electrodes and a first power source for supplying a first voltage, and a gate driving circuit for supplying a driving voltage t... | 09/16/2008 |
| 7408384 | Drive circuit of computer system for driving a mode indicator A drive circuit of a computer system is for driving a mode indicator. The computer system includes a first port and a second port. The mode indicator includes a first receiving end and a second receiving end. The drive circuit includes a first input end connected to... | 08/05/2008 |
| 7362146 | Large supply range differential line driver A differential transmission line driver with supplemental current sources that overcome switching anomalies and EMU issues when the logic state of the driver is switching. During a logic transition, a current source, that is directed to the output of the driver, may... | 04/22/2008 |
| 7355449 | High-speed serial data transmitter architecture Serial data transmitter circuitry on a PLD includes a number of features that enable the transmitter to support many different communication protocols under a wide range of circuit conditions. Examples of features that the transmitter may include are (1) multiple pr... | 04/08/2008 |
| 7335968 | High permeability composite films to reduce noise in high speed interconnects A transmission line circuit provides a structure for improved transmission line operation on integrated circuits. The transmission line circuit includes a first layer of electrically conductive material on a substrate. A first layer of insulating material is formed ... | 02/26/2008 |
| 7327016 | High permeability composite films to reduce noise in high speed interconnects An electronic system is provided with a structure for improved transmission line operation on integrated circuits. The structure for transmission line operation includes a first layer of electrically conductive material on a substrate. A first layer of insulating ma... | 02/05/2008 |
| 7327166 | Reference buffer with improved drift A reference voltage circuit having an open-loop buffer driven by a matching buffer included within a closed-loop, generates a stable differential or single-ended voltage while minimizing signal-dependent short-term and long-term drift. The open-loop buffer may be a ... | 02/05/2008 |
| 7301375 | Off-chip driver circuit and data output circuit using the same An off-chip driver circuit including a plurality of delay circuits, at least two of which have different delay times, in which the delay circuits receive a data signal and generate delayed data signals, respectively. The circuit also includes a plurality of off-chip... | 11/27/2007 |
| 7301533 | Buffer circuit and active matrix display using the same A buffer circuit includes first to sixth transistors. The first transistor is coupled between a first power source and a first node, and has a gate for receiving a first signal having a first signal level. The second transistor is coupled between the first node and ... | 11/27/2007 |
| 7285990 | High-precision buffer circuit A buffer circuit includes an input terminal operable to receive an input signal and an output terminal at which an output signal for the buffer circuit is provided. In the buffer circuit, three transistors at most provide signal currents. Two of the three transistor... | 10/23/2007 |
| 7274223 | Semiconductor device As devices are often different in the characteristics from one another, semiconductor chips based on the devices have discrepancies in the performance. A semiconductor device having a semiconductor switching element and a drive controlling means (1) for gener... | 09/25/2007 |
| 7265591 | CMOS driver with minimum shoot-through current A CMOS driver with minimum shoot-through current is disclosed. The potential for shoot-through current may be eliminated or reduced with a break-before-make circuit driving an output stage. The break-before-make circuit may include a first logic element followed by ... | 09/04/2007 |
| 7256615 | Configurable high/low side driver using a low-side FET pre-driver A high-side driver circuit for driving a load, including a low-side driver IC having a drive output and a feedback input, a first transistor coupled to the drive output, and a second transistor coupled between a power source and the load. The second transistor is co... | 08/14/2007 |
| 7253665 | Semiconductor device and driving method thereof The invention provides a semiconductor device which performs a write operation of a signal current rapidly to a current input type pixel. Before inputting a signal current, a precharge operation is performed by flowing a large current. After that, a signal current i... | 08/07/2007 |
| 7253663 | Apparatus and methods for self-biasing differential signaling circuitry having multimode output configurations for low voltage applications The present disclosure relates to a differential signaling circuit including differential signaling circuitry having at least one output and one input, that can operate in multiple mode of operations while using a single, low voltage supply source. Two or more switc... | 08/07/2007 |
| 7235457 | High permeability layered films to reduce noise in high speed interconnects This invention provides a structure and method for improved transmission line operation on integrated circuits. One method of the invention includes forming transmission lines in an integrated circuit. The method includes forming a first layer of electrically conduc... | 06/26/2007 |
| 7233179 | Output stage interface circuit for outputting digital data onto a data bus An output stage interface circuit (1) comprises a main bipolar transistor (Q1) coupling a data output terminal (5) to a first rail (2) to which the positive of the power supply voltage (VDD) is applied, and a substrate diffusio... | 06/19/2007 |
| 7202699 | Voltage tolerant input buffer A method and an apparatus are described for a voltage tolerant input buffer. An embodiment of an input buffer includes a differential circuit and a plurality of switches coupled with the differential circuit. The plurality of switches applies a voltage to the differ... | 04/10/2007 |
| 7187207 | Leakage balancing transistor for jitter reduction in CML to CMOS converters The CML (current mode logic) to CMOS converter with a leakage balancing transistor for jitter reduction includes: a differential input stage; an output stage having a first branch coupled to a first output of the differential input stage and a second branch coupled ... | 03/06/2007 |
| 7183805 | Method and apparatus for multi-mode driver Multi-mode signal drivers with a single output circuit that may be controlled using a mode select input and that may include a common mode (CM) voltage compensation mechanism are described. In a first exemplary implementation, a multi-mode output driver is adapted t... | 02/27/2007 |
| 7184469 | Systems and methods for injection of test jitter in data bit-streams A method for injecting test jitter in a data bit stream comprises modulating first and second voltage generators to control a rise and fall times of an output signal, respectively. A pair of input voltages are received by a differential pair. At least one current si... | 02/27/2007 |
| 7173450 | Bus controller A bus has two power consumption modes. A variable bus termination impedance is controlled to provide different bus termination impedances. A controller is coupled to the bus and includes a variable clock having different frequencies that are selectively provided to ... | 02/06/2007 |
| 7138836 | Hot carrier injection suppression circuit A method of preventing Hot Carrier Injection in input/output connections on low voltage integrated circuits. As integrated circuit voltages drop generally so does the external voltages that those circuits can tolerate. By placing input/output devices, in series, ext... | 11/21/2006 |
| 7129750 | CMOS to PECL voltage level converter A CMOS to PECL voltage level converter includes a pad driver containing drive compensation circuitry and a feedback circuit for sensing the output drive level and providing control signals to the drive compensation circuitry for compensating for temperature and proc... | 10/31/2006 |
| 7098684 | High speed switch A high speed switch. The novel switch includes an input circuit having a transistor Q1 for receiving an input signal, a first mechanism for providing a path from an output of Q1 to an output terminal, and a second mechanism for receiving a control sign... | 08/29/2006 |
| 7099404 | Digital transmitter An equalizer provided in a digital transmitter compensates for attenuation in a signal channel to a digital receiver. The equalizer generates signal levels as a logical function of bit history to emphasize transition signal levels relative to repeated signal levels.... | 08/29/2006 |
| 7088126 | Output circuit An output circuit includes a source follower constituted by a n-channel MOS transistor, having a drain connected to a power source and a source connected to an output terminal, and applying an output voltage to a load through the output terminal when a gate is charg... | 08/08/2006 |
| 7084694 | Switching circuit for switching constant current source using MOS transistor A basic switching circuit combines CMOS and bipolar technique on SiGe basis and operates at a low operating voltage of only slightly more than 2V. To achieve this low operating voltage, switching operation of the circuit is effected by switching a constant current s... | 08/01/2006 |
| 7075976 | Tri-state transmitter A tri-state transmitter drives a data line to a first state if a first data signal is a logic zero and releases the data line to a second state if the first data signal is a logic one. The tri-state transmitter also drives the released data line to a third state if ... | 07/11/2006 |
| 7068074 | Voltage level translator circuit A voltage level translator circuit for translating an input signal referenced to a first voltage level to an output signal referenced to a second voltage level includes an input stage for receiving the input signal. The input stage includes at least one transistor d... | 06/27/2006 |
| 7030665 | Variable drive current driver circuit Disclosed is a variable drive current driver circuit, comprising: a pair of push-pull circuits for driving a load circuit complementarily; a first current source circuit for having a bias current flow into the pair of push-pull circuits; a second current source circ... | 04/18/2006 |
| 7006580 | Method for controlling a data transmission pre-emphasis unit and a data transmission system employing the method In a pre-emphasis unit device which transmits signals along a transmission line with a frequency-dependent pre-emphasis, the frequency response of the pre-emphasis unit is varied to match characteristics of the transmission line. Initially the pre-emphasis unit is s... | 02/28/2006 |
| 7002379 | I/O circuit using low voltage transistors which can tolerate high voltages even when power supplies are powered off An apparatus for providing bias voltages for input/output (I/O) connections on low voltage integrated circuits. In one embodiment, the invention comprises an I/O pad, a pull-down transistor device that has a protective transistor coupled to said I/O pad, and a pull-... | 02/21/2006 |
| 6980588 | Apparatus for handling high speed data communication signals and method for manufacture thereof An apparatus for handling high speed data communication signals in at least one input channel. Each communication signal is encoded in signal excursions in at least one predetermined format. The apparatus includes: (a) at least one input locus coupled with each inpu... | 12/27/2005 |
| 6979841 | Semiconductor integrated circuit and fabrication method thereof A semiconductor integrated circuit having a high withstand voltage TFT and a TFT which is capable of operating at high speed in a circuit of thin film transistors (TFT) and methods for fabricating such circuit will be provided. A gate insulating film of the TFT requ... | 12/27/2005 |
| 6973290 | Radio architecture A digital radio transceiver integrated circuit includes MOS transistors with normal threshold voltages in the digital circuits, and with reduced threshold voltages in at least some of the analog RF components. This allows the transceiver to be reduced in size and we... | 12/06/2005 |
| 6949964 | Sub-micron high input voltage tolerant input output (I/O) circuit A method of providing bias voltages for input output connections on low voltage integrated circuits. As integrated circuit voltages drop generally so does the external voltages that those circuits can handle. By placing input and output devices, in series, external ... | 09/27/2005 |
| 6914456 | Sub-micron high input voltage tolerant input output (I/O) circuit A method of providing bias voltages for input output connections on low voltage integrated circuits. As integrated circuit voltages drop generally so does the external voltages that those circuits can handle. By placing input and output devices, in series, external ... | 07/05/2005 |
