"That’s an amazing invention, but who would ever want to use one of them?"
President Rutherford B. Hayes ; Said in 1876, after Alexander Graham Bell demonstrated the telephone to him at the White House
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8111087 | Semiconductor integrated circuit A semiconductor integrated circuit includes an n-channel spin FET including one of a magnetic tunnel junction and a magneto-semiconductor junction, the n-channel spin FET including a gate terminal to receive an input signal, a source terminal to receive a first powe... | 02/07/2012 |
| 7969188 | Method and apparatus for providing a non-volatile programmable transistor A method and apparatus of providing a programmable system using non-volatile programmable transistors are disclosed. A programmable logic circuit, in one embodiment, includes a first programmable transistor and a second programmable transistor. The first programmabl... | 06/28/2011 |
| 7432736 | Logic basic cell A logic basic cell contains a first logic function block and a second logic function block for the logic combination of a first input signal and a second input signal in accordance with a predeterminable first or second logic subfunction, and a first logic transisto... | 10/07/2008 |
| 7430137 | Non-volatile memory cells in a field programmable gate array A non-volatile memory cell comprises a first floating gate transistor having a source, a drain, and a gate electrically coupled to a row line. A second floating gate transistor has a source, a drain, and a gate electrically coupled to the row line. A first p-channel... | 09/30/2008 |
| 7362138 | Flexible multimode logic element for use in a configurable mixed-logic signal distribution path A multimode circuit that is configured to operate in one of multiple operating modes is disclosed. In particular, an exemplary multimode circuit may be configured to operating in one of a full-swing mode, a limited-swing mode, a full-swing to limited-swing converter... | 04/22/2008 |
| 7345378 | Power supply circuit containing multiple DC—DC converters having programmable output current capabilities A power supply circuit contains a plurality of DC-DC converter control loops that provide respectively different control signals. A plurality of output driver stages of given current drive capabilities have their inputs programmably connectable via a set of switches... | 03/18/2008 |
| 7327055 | Permanent magnet generator with an integral cooling system A cooling system for a sealed permanent magnet generator is disclosed that has a rotor shaft that is hollow. Permanent magnets mount on the exterior of the hollow rotor shaft. The rotor shaft has a pressed aluminum tube in various configuration on the inside bore wi... | 02/05/2008 |
| 7321237 | Non-volatile look-up table for an FPGA A non-volatile-memory-transistor based lookup table for an FPGA includes a n:1 multiplexer. A non-volatile memory transistor is coupled to each of the n inputs of the multiplexer. The multiplexer has x address inputs wherein 2x=n as is known in the art. T... | 01/22/2008 |
| 7321259 | Programmable logic enabled dynamic offset cancellation Techniques and circuitry are provided for programmatically controlling signal offsets in integrated circuitry. In one embodiment, a buffer circuit having an offset cancellation circuit receives a signal and transmits the signal to programmable logic circuit. The pro... | 01/22/2008 |
| 7292065 | Enhanced passgate structures for reducing leakage current Enhanced passgate structures for use in low-voltage systems are presented in which the operational speed of the passgate structures is maximized, while minimizing leakage current when the structure is turned “OFF.” In one arrangement, the VT of the pa... | 11/06/2007 |
| 7276939 | Semiconductor integrated circuit A semiconductor integrated circuit includes an input circuit for taking in signals and an output circuit for outputting signals. The input circuit is so set that the input impedance during input signal transition is lower than the input impedance on other occasions ... | 10/02/2007 |
| 7242219 | Circuit for parity tree structure A circuit for a parity tree is disclosed. In one embodiment, a circuit for a parity tree includes a pull-up circuit, a pull-down circuit, and a cross-couple circuit. The circuit, an XOR/XNOR circuit, includes both an output node and an inverted output node. For a gi... | 07/10/2007 |
| 7191312 | Configurable interconnection of multiple different type functional units array including delay type for different instruction processing An integrated circuit device with a data processing block is provided, the data processing block including a plurality of operation units that are arranged in a matrix, a plurality of first wire sets that extend in a first direction in the matrix and transfer input ... | 03/13/2007 |
| 7187228 | Method of programming an antifuse An antifuse, which has a programmable material disposed between two conductive elements, is programmed using multiple current pulses of opposite polarity. The first pulse has a current that is insufficient to fully program the antifuse, i.e., produce a desired level... | 03/06/2007 |
| 7148722 | PCI-compatible programmable logic devices A programmable logic integrated circuit device has several features which help it perform according to the PCI Special Interest Group's Peripheral Component Interface (“PCI”) signaling protocol. Some of the registers on the device are closely coupled for data in... | 12/12/2006 |
| 7119574 | Passage structures for use in low-voltage applications Enhanced passgate structures for use in low-voltage systems are presented in which the influence of Vt on the range of signals passed by single-transistor passgates is reduced. In one arrangement, the VGATE−Vt limit for signals pro... | 10/10/2006 |
| 7091751 | Low-power and low-noise comparator having inverter with decreased peak current Low-power and low-noise CDS (correlated double sampling) comparators for use with a CIS (CMOS image sensor) device are provided. A CDS comparator is constructed using one of various low-power inverters that provide decreased instantaneous transition currents at a lo... | 08/15/2006 |
| 7088133 | Programmable logic device with high speed serial interface circuitry A programmable logic device (“PLD”) includes high speed serial interface (“HSSI”) circuitry that can support several high speed serial (“HSS”) standards. Examples of the standards that can be supported are XAUI, InfiniBand, 1G Ethernet, FiberChannel, and... | 08/08/2006 |
| 7034568 | Logic circuit The power supply-voltage dependency of a current source current is reduced and the power supply voltage is lowered. The invention includes an emitter-coupled logic circuit 118 and a reference-voltage generating circuit 119 for generating a reference vo... | 04/25/2006 |
| 7002368 | Programmable logic device with high speed serial interface circuitry A programmable logic device (“PLD”) includes high speed serial interface (“HSSI”) circuitry that can support several high speed serial (“HSS”) standards. Examples of the standards that can be supported are XAUI, InfiniBand, 1G Ethernet, FibreChannel, and... | 02/21/2006 |
| 6960935 | Method and apparatus for cascade programming a chain of cores in an embedded environment A system for clearing and programming the memory of an FPGA IC, when the IC is comprised of a plurality of cores. The system clears the memory of the of cores. The system then sequentially verifies completion of clearing memory of each core. The system then provides... | 11/01/2005 |
| 6958635 | Low-power direct digital synthesizer with analog interpolation An MN counter with analog interpolation (an “MNA counter”) includes an MN counter, a multiplier, a delay generator, and a current generator. The MN counter receives an input clock signal and M and N values, accumulates M for each input clock cycle using a modulo... | 10/25/2005 |
| 6925517 | Bus for supporting plural signal line configurations and switch method thereof A bus for supporting plural signal line configurations and the method to switch it, used to operate in a bus between the control chips to maintain its operation flexibility. When the data transfer load in between the control chips is suitable for the bi-direction tr... | 08/02/2005 |
| 6919616 | Chip with passive electrical contacts A chip having a microelectromechanical system fabricated thereon is disclosed that has both perimeter off-chip electrical contacts, as well as interior off-chip electrical contacts. The interior off-chip electrical contacts are not used for directing an off-chip sig... | 07/19/2005 |
| 6914457 | Digital system with an output buffer with a switching current settable to load-independent constant values A digital system comprises a digital data processing unit, at least one output buffer connected to the processing unit to generate output signals in response to digital signals arriving from the processing unit and at least one user unit connect as output buffer loa... | 07/05/2005 |
| 6825687 | Selective cooling of an integrated circuit for minimizing power loss An apparatus and method for reducing leakage current of transistors used in an integrated circuit, which selectively switch a processor circuit in the integrated circuit to a standby state. A cooling device is included and selectively located in an area of the integ... | 11/30/2004 |
| 6670201 | Manufacturing method of semiconductor device A manufacturing method of a semiconductor device capable of obtaining highly reliable semiconductor devices with the realization of high integration and high speed intended is provided. During processes after a desired circuit including a CMOS static type... | 12/30/2003 |
| 6650143 | Field programmable gate array based upon transistor gate oxide breakdown A field programmable gate array (FPGA) cell useful in a FPGA array having column bitlines, read bitlines, and row wordlines is disclosed. The cell comprises a capacitor having a first terminal and a second terminal, the first terminal connected to a colum... | 11/18/2003 |
| 6577161 | One cell programmable switch using non-volatile cell with unidirectional and bidirectional states A one transistor, non-volatile programmable switch includes uni-directional and in some embodiments, bi-directional, states. The programmable switch is used in an integrated circuit, and comprises a first node and a second node coupled with corresponding ... | 06/10/2003 |
| 6574690 | Asynchronous pulse bifurcator circuit with a bifurcation path coupled to control fifo and first and second subordinate fifo A bifurcation circuit uses dynamic asP* protocol. to exchange data among three or more FIFOs. Each FIFO contains a plurality of places containing data and a plurality of paths that exchange data between neighboring places. The bifurcator circuit generally... | 06/03/2003 |
| 6552566 | Logic array circuits using silicon-on-insulator logic Logic array circuits are formed on SOI substrates. The pull-down network (130) of the logic array circuit comprises NMOS transistors (125) and PMOS transistors (120) configured in series.... | 04/22/2003 |
| 6531892 | Bias voltage generator usable with circuit for producing low-voltage differential signals Described are systems for producing differential logic signals and circuits for biasing the voltages of the differential logic signals. These systems can be adapted for use with different loads by programming one or more programmable elements. One embodim... | 03/11/2003 |
| 6397374 | Zero hold time circuit for high speed bus applications A zero hold time data input cell is realized by employing a programmable data delay line containing a series of delay stages. Since each delay stage contributes only a fraction of the total data delay required, the rise/fall times of each data delay stage... | 05/28/2002 |
| 6396300 | Circuit and method for contact pad isolation A circuit is provided to isolate a contact pad from a logic circuit of a die once the contact pad is no longer needed. This circuit can take many forms including a CMOS multiplexer controlled by a fuse or anti-fuse, an NMOS or PMOS pass gate controlled by... | 05/28/2002 |
| 6392436 | Programmable circuit with preview function A programmable circuit and method of programming that provide an easily fabricated circuit that does not require specialize manufacturing or packaging techniques. The circuit provides for temporarily setting the circuit outputs which can then be used for ... | 05/21/2002 |
| 6369608 | Conditioning semiconductor-on-insulator transistors for programmable logic devices Method and apparatus for preconditioning and in-use conditioning of transistors formed on a semiconductor-on-insulator structure is described. More particularly, transistors of a programmable logic device (PLD), such as a field programmable gate array (FP... | 04/09/2002 |
| 6367062 | System and method for detecting an excessive number of series-connected pass FETs In accordance with one aspect of the invention, a method is provided for identifying multiple, series-connected pass FETs in an integrated circuit, by evaluating a current node in the netlist to determine whether the current node is a static gate input (o... | 04/02/2002 |
| 6366128 | Circuit for producing low-voltage differential signals Described are systems for producing differential logic signals. These systems can be adapted for use with different loads by programming one or more programmable elements. One embodiment includes a series of driver stages, the outputs of which are connect... | 04/02/2002 |
| 6340898 | Method and system for switching between a totem-pole drive mode and an open-drain drive mode An output driver that may be configured to operate as a totem-pole driver, or as an open-drain driver. The output driver comprises a totem-pole driver coupled to an output pin. A control circuit is coupled to the output enable input of the totem-pole driv... | 01/22/2002 |
| 6314016 | Sequential circuits using ferroelectrics and semiconductor devices using the same It is an object of the present invention to provide a sequential circuit having nonvolatile characteristics capable of holding data therein even when the power supply is shut-off. An inverter circuit INV1 is formed by replacing a pair of transistors consi... | 11/06/2001 |