Bizarre Patents
A method for inducing cats to exercise consists of directing a beam of invisible light produced by a hand-held laser apparatus onto the floor or wall.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8164359 | Threshold logic element having low leakage power and high performance Embodiments of a threshold logic element are provided. Preferably, embodiments of the threshold logic element discussed herein have low leakage power and high performance characteristics. In the preferred embodiment, the threshold logic element is a threshold logic ... | 04/24/2012 |
| 7795907 | Apparatus of low power, area efficient FinFET circuits and method for implementing the same A novel implementation of a majority gate and a 2-1 MUX by using both gates of FinFET transistors as inputs is presented. A general methodology of using both gates of FinFET as inputs to implement any digital logic circuit is also presented. Circuits implemented usi... | 09/14/2010 |
| 7340712 | System and method for creating a standard cell library for reduced leakage and improved performance The present invention provides a system and method for providing a standard cell library for reduced leakage and improved performance. The standard cell library comprises at least two sets of threshold voltage cells. At least one of the sets includes non-mixed thres... | 03/04/2008 |
| 7304353 | Formation of standard voltage threshold and low voltage threshold MOSFET devices Wells are formed in a substrate where standard Vt and low Vt devices of both a first and second type are to be fabricated. Wells defining the locations of first type standard Vt devices are masked, and a first voltage threshold implant adjustment is performed within... | 12/04/2007 |
| 7236005 | Majority voter circuit design A method and apparatus for performing majority voting is presented. The method selects pairs of inputs, performs AND and NOR operations on each pair of inputs to determine that each pair of inputs is both high or both low, yielding a quantity of “both high” pair... | 06/26/2007 |
| 7183795 | Majority voter apparatus, systems, and methods Apparatus and systems, as well as methods and articles, may operate to provide a majority voter indication using a sense amplifier coupled to a first plurality of bit inputs and to a second plurality of bit inputs. ... | 02/27/2007 |
| 7171639 | Comparison of circuit layout designs A first circuit layout design is obtained, and a second circuit layout design is obtained. A first topology graph is generated for the first circuit layout design, and a second topology graph is generated for the second circuit layout design. The first topology grap... | 01/30/2007 |
| 7155360 | Process variation detector and process variation detecting method A process variation detector includes a pulse-signal generating unit that generates a pulse signal having a pulse width corresponding to a characteristic of a process variation in an integrated circuit based on a clock signal; and an output unit that generates a pre... | 12/26/2006 |
| 7129741 | Semiconductor integrated circuit device, storage medium on which cell library is stored and designing method for semiconductor integrated circuit This invention provides a storage medium on which there is stored a cell library to design a semiconductor integrated circuit to satisfy low power consumption and high speed operation and a design method using the cell library. The cell library is registered with at... | 10/31/2006 |
| 7129742 | Majority logic circuit A novel majority logic circuit is disclosed to determine whether the majority of the inputs are a one, within a constant number of clock cycles, regardless of the number of inputs. The majority logic circuit according to the present invention includes a plurality of... | 10/31/2006 |
| 7119549 | Output calibrator with dynamic precision An integrated circuit device having an output driver circuit and a control circuit. The output driver circuit outputs a first signal having a signal level according to a control value. The control circuit is coupled to receive the first signal from the output driver... | 10/10/2006 |
| 7116140 | Circuit arrangement for recognizing and outputting control signals, integrated circuit including the same, and use thereof An integrated circuit preferably to be connected to a motor vehicle battery is selectively switchable between sleep and normal operating modes. The IC may include a useful control logic circuit, a wake-up circuit evaluating an input signal and responsively outputtin... | 10/03/2006 |
| 7058512 | Downhole rate of penetration sensor assembly and method Methods and apparatuses to determine the rate of penetration of a subterranean drilling assembly into a formation are disclosed. The methods and apparatuses generate rate of penetration by integration axial acceleration data with respect to time and applying a corre... | 06/06/2006 |
| 7043466 | Neural network processing system using semiconductor memories The neural network processing system according to the present invention includes a memory circuit for storing neuron output values, connection weights, the desired values of outputs, and data necessary for learning; an input/output circuit for writing or reading dat... | 05/09/2006 |
| 7016744 | Man-machine interface A man-machine interface is provided for a domestic appliance in which remotely sensed buttons, slider bars, marker pucks and a knob are used. The sensing coils for remotely sensing the positions of the buttons, slider bars, marker pucks and the knob are formed on a ... | 03/21/2006 |
| 6937053 | Single event hardening of null convention logic circuits A system and method for hardening a Null Convention Logic (NCL) circuit against Single Event Upset (SEU) is presented. Placing a resistive element into a feedback loop of the NCL circuit may harden the NCL circuit. A bypass element may be placed in parallel with the... | 08/30/2005 |
| 6922090 | Transition signaling circuit and arbitrator using this circuit The present invention implements an asynchronous transition signaling circuit which can be applied to a bus arbitrator or the like. The OR gate holds a token (feedback signal S) as long as the device enabling signal Grant is output, even after the request event ReqI... | 07/26/2005 |
| 6914597 | System for bi-directional video signal transmission A bi-directional high speed video data transmission system. A transmitter transmits an encoded video data stream across a data pair to a receiver by switching a DC current, via a pair of transistors, across the two data lines comprising the data pair. As the current... | 07/05/2005 |
| 6904447 | High speed low power 4-2 compressor A high speed low powered 4-2 compressor according to the present invention performs an XOR/XNOR operation of input data by using a single input type NAND/NOR logic circuit and a dual input type NAND/NOR logic circuit. Thus, delays to generate complementary signals a... | 06/07/2005 |
| 6828821 | Input buffer circuit An input buffer circuit includes front stage circuits and a succeeding stage circuit. Each of the front stage circuits has a logic threshold voltage different from each other. The succeeding stage circuit has a P type MOS transistor and an N type MOS transistor conn... | 12/07/2004 |
| 6741100 | Semiconductor integrated circuit capable of high-speed circuit operation In a standard cell, rise time when an output transitions from a low-level voltage to a high-level voltage and fall time when an output transitions from the high-level voltage to the low-level voltage differ from each other. A flip-flop outputs a first input signal, ... | 05/25/2004 |
| 6708312 | Method for multi-threshold voltage CMOS process optimization A method for multi-threshold voltage CMOS process optimization. The method includes the steps of: providing a semiconductor substrate with a plurality of devices of different threshold voltages; establishing a plurality of types of timing models for a timing calcula... | 03/16/2004 |
| 6661022 | Information processing structures An information processing structure is disclosed that is formed of single electron circuits each operating rapidly and stably by way of a single electron operation. The information processing structure includes a MOSFET (11), and a plurality of quantum do... | 12/09/2003 |
| 6653868 | Semiconductor integrated circuit, method and program for designing the semiconductor integrated circuit A semiconductor integrated circuit that is well-balanced between increased operating speed and decreased power consumption caused by a leakage current. The gate cells of the circuit comprised of low threshold voltage MOSs are used for logic gates provided... | 11/25/2003 |
| 6636073 | Semiconductor integrated circuit A semiconductor integrated circuit of the present invention includes MOSFETs of at least one of N channel- and P channel-types where at least two MOSFETs included in a plurality of MOSFETs, which are provided in a channel between a high potential power li... | 10/21/2003 |
| 6501294 | Neuron circuit A neuron circuit that can be served as a building block for a neural network implemented in an integrated circuit is disclosed. The neuron circuit includes a synapse circuit block and a neuron body circuit block. The synapse circuit block has three transi... | 12/31/2002 |
| 6498510 | Adaptive threshold logic circuit An adaptive threshold logic circuit is provided in which the switching threshold levels of the logic circuit are automatically changed to accommodate variations in the level of applied data signals to the switching circuit. A detector stage detects the vo... | 12/24/2002 |
| 6486700 | One-hot Muller C-elements and circuits using one-hot Muller C-elements A one-hot Muller C-element, wherein an event received on each of a plurality of inputs results in an event being output, can be implemented with complementary inputs and a true transistor pair comprising one transistor having a gate coupled to a first tru... | 11/26/2002 |
| 6472924 | Integrated semiconductor circuit having analog and logic circuits In a semiconductor integral circuit having a transistor or an inverter, a leak current of the transistor or a through current of the inverter, respectively, or the like is reduced. The semiconductor integral circuit has an analog circuit which changes lin... | 10/29/2002 |
| 6369606 | Mixed threshold voltage CMOS logic device and method of manufacture therefor A logic circuit implementing a logic function and method of manufacture thereof. The logic circuit includes a series connection of two or more CMOS devices, at least one CMOS device having a threshold voltage at an input lower than a threshold voltage at ... | 04/09/2002 |
| 6366141 | Semiconductor driver circuit utilizing substrate voltage control A semiconductor driver circuit includes a first inverter circuit that inverts an input voltage and supplies a first inverted voltage, and a second inverter circuit that inverts the first inverted voltage and outputs a second inverted voltage. The second i... | 04/02/2002 |
| 6339347 | Method and apparatus for ratioed logic structure that uses zero or negative threshold voltage A method and apparatus provides an efficient ratioed digital logic structure. The digital logic structure includes ratioed pull-up transistors and pull-down transistors such that the circuit noise margin does not substantially affect gain performance of t... | 01/15/2002 |
| 6320409 | CMOS majority circuit A majority circuit comprises CMOS circuits is adapted to prevent operation errors due to disagreement of conductance among the transistors of the circuits. Such a majority circuit can realize a large fan in. More specifically, the majority circuit compris... | 11/20/2001 |
| 6218713 | Logical circuit, flip-flop circuit and storage circuit with multivalued logic A logical circuit device has a MOS transistor having a source region, a drain region, a channel region defined between the source region and the drain region, and a gate electrode formed above the channel region, respectively formed on a semiconductor sub... | 04/17/2001 |
| 6198336 | Threshold element A threshold element enabling a logical operation with fewer transistors and easy design and setting of an element weight and a threshold value is provided. In a threshold element of the present invention, MIS (Metal Insulator Semiconductor) transistors ea... | 03/06/2001 |
| 6097247 | Low threshold voltage diode-connected FET A diode device with a low or negligible threshold voltage includes at least one field effect transistor, the gate of the field effect transistor being connected to the drain of the field effect transistor. The threshold voltage of the diode device is appr... | 08/01/2000 |
| 6078190 | Threshold logic with improved signal-to-noise ratio The threshold value logic has a non-inverting circuit path (S) that and an inverting circuit path (S') are connected to at least one comparative weighting subcircuit (BC, BS). The non-inverting circuit path and the inverting circuit path preferably are of... | 06/20/2000 |
| 6075382 | Buffer for integrated circuit pads The present invention relates to a buffer for logic signals including a MOS output transistor of a first conductivity type connected by its source to a first supply potential, the drain of this transistor forming an output terminal of the buffer; a contro... | 06/13/2000 |
| 6043675 | Logic circuit utilizing capacitive coupling, an AD converter and a DA converter According to the present invention, various logic circuits, AD converters, DA converters and counter circuits can be constituted with a small number of transistors by employing a capacitive coupling circuit. An analog/digital converter comprises: an input... | 03/28/2000 |
| 6031390 | Asynchronous registers with embedded acknowledge collection An asynchronous register with embedded acknowledge collection is disclosed. The asynchronous register includes a data threshold circuit for generating data or NULL values at an output signal line based upon an evaluation of at least one data input value a... | 02/29/2000 |
