Bizarre Patents
Method and apparatus for making a drink hop along a bar or counter
A method for generating a drink which appears to hop from a remote spot on the bar or counter and take one or more leaps, before landing in a patron's glass.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 7898287 | Input buffer capable of reducing delay skew An input buffer includes a delay compensation unit for combining (a) a first signal obtained by buffering an input signal using another signal, which is out of phase with the input signal, with (b) a second signal obtained by buffering the input signal using a refer... | 03/01/2011 |
| 7852110 | Controlling the slew-rate of an output buffer An output buffer provided according to an aspect of the present invention is designed to generate an output signal with a slew rate that is substantially independent of the threshold voltage of transistors contained within. An output buffer provided according to ano... | 12/14/2010 |
| 7795904 | Switching circuit having a driver for providing a linear voltage transition A switching circuit includes a first transistor and a driver circuit. The first transistor has a first current electrode coupled to a first power supply voltage terminal to receive a first power supply voltage, a control electrode, and a second current electrode cou... | 09/14/2010 |
| 7795903 | Output buffer and method having a supply voltage insensitive slew rate An output buffer includes a final driver formed by first and second MOSFET transistors that alternately couple an output terminal to respective supply voltages. The output terminal is biased to a bias voltage intermediate the supply voltages. The slew rate at which ... | 09/14/2010 |
| 7646211 | Circuit and apparatus for reducing interference of digital signals A circuit for rounding the edges of a digital pulse so as to reduce interference has a first rounding block, a second rounding block and an output stage. The first rounding block rounds the second and fourth pulse edges so as to prolong rising and falling time of th... | 01/12/2010 |
| 7528624 | Output buffer and method having a supply voltage insensitive slew rate An output buffer includes a final driver formed by first and second MOSFET transistors that alternately couple an output terminal to respective supply voltages. The output terminal is biased to a bias voltage intermediate the supply voltages. The slew rate at which ... | 05/05/2009 |
| 7518395 | IO driver with slew rate boost circuit An IO driver utilizes a slew rate boost circuit coupled to an IO driver circuit to improve the slew rate of the driver during transitions on the output of the driver. One or more additional output stages are coupled in parallel with a primary output stage of the dri... | 04/14/2009 |
| 7443192 | Output buffer with digital slew control An improved output buffer having a digital output slew control and compensation for manufacturing process variations. Output slewing is accomplished by sequencing digital drive signals to paralleled output transistors. In one embodiment, a pre-driver sequences the d... | 10/28/2008 |
| 7432730 | Time based driver output transition (slew) rate compensation Apparatus and method for controlling the driver output slew rate. The apparatus includes a driver circuit having an input signal and an output signal, where the driver circuit is structured and arranged to facilitate control of the slew rate of the output signal. A ... | 10/07/2008 |
| 7365585 | Apparatus and method for charge pump slew rate control An apparatus and method for improving memory cell reliability is disclosed. The slew rate is reduced in an applied voltage signal used to program a memory cell when Fowler-Nordheim (FN) tunneling injection is detected. The applied programming signal is provided by a... | 04/29/2008 |
| 7363595 | Method and apparatus for analog compensation of driver output signal slew rate against device impedance variation Method and apparatus for analog compensation of driver output signal slew rate against device impedance variation. The method includes a signal termination device coupled to a driver output pad. In one embodiment, driver includes a pull-up circuit having at least on... | 04/22/2008 |
| 7356186 | Digital representation of audio waveforms using peak shifting to provide increased dynamic range A system allows greater dynamic range in fixed-width sample representations of waveforms. Known properties of the waveform are used to determine an unlikely, or impossible, data condition to be used as an exception condition. Samples following the exception conditio... | 04/08/2008 |
| 7352223 | Delay circuit having a capacitor and having reduced power supply voltage dependency A delay circuit includes: an input signal line (IN) through which an input signal is inputted; a capacitor (106) charged with and discharging electric charge; a first switch (101) connected to the input signal line and operating according to the input ... | 04/01/2008 |
| 7323920 | Soft-error rate improvement in a latch using low-pass filtering In a preferred embodiment, the invention provides a circuit and method for reducing soft error events in latches. A low-pass filter is placed between the output of a forward inverter and the inputs of a feedback keeper. The first and second outputs of the low-pass f... | 01/29/2008 |
| 7317340 | Glitch free reset circuit An apparatus for compensating for glitch occurrence in a reset signal that is applied in an integrated circuit, includes: a logic stage capable to process an incoming signal and a delayed incoming signal that is a delayed version of the incoming signal, the logic st... | 01/08/2008 |
| 7317337 | Output driver in semiconductor device There is provided an output driver of a semiconductor device in which a slew rate variance is small despite an environmental change and a slew rate can be easily controlled. The output driver includes a main driver for driving an output terminal, a delay unit for co... | 01/08/2008 |
| 7295042 | Buffer A switched capacitor buffer operating by the push-pull method is taught. The buffer may include a pull-up device and a pull-down device. A switched capacitor circuit may be used to control the pull-up device and the pull-down device to achieve accurate push-pull ope... | 11/13/2007 |
| 7292073 | Transmission line driver circuit A transmission line driver circuit that operates at a first voltage level is fabricated using devices that operate at a second, lower voltage level. The driver circuit includes a ramp generator that receives a speed signal and a data signal and generates a charge ra... | 11/06/2007 |
| 7292063 | Method of interconnect for multi-slot metal-mask programmable relocatable function placed in an I/O region A method for interconnecting sub-functions of metal-mask programmable functions that includes the steps of (A) forming a base layer of a platform application specific integrated circuit (ASIC) comprising a plurality of pre-diffused regions disposed around a peripher... | 11/06/2007 |
| 7292499 | Semiconductor device including duty cycle correction circuit A duty cycle correction (DCC) circuit receives first and second clock signals and outputs a duty cycle adjusted clock signal, and a control circuit detects a process variation and controls respective slew rates of the first and second clock signals based on the dete... | 11/06/2007 |
| 7289051 | Digital-to-analog converters including charge pumps and related automatic laser power control devices and methods A digital-to-analog converter may include a clock signal generator and a charge pump. The clock signal generator may be configured to generate an information clock signal responsive to a digital input signal so that different duty cycles of the information clock sig... | 10/30/2007 |
| 7262637 | Output buffer and method having a supply voltage insensitive slew rate An output buffer includes a final driver formed by first and second MOSFET transistors that alternately couple an output terminal to respective supply voltages. The output terminal is biased to a bias voltage intermediate the supply voltages. The slew rate at which ... | 08/28/2007 |
| 7253655 | Output driver robust to data dependent noise Techniques for controlling a driver to reduce data dependent noise, such as simultaneous switching effects and cross-talk effects. A plurality of drivers may each receive a data segment to transmit and a plurality of data segments that other drivers will transmit. A... | 08/07/2007 |
| 7248079 | Differential buffer circuit with reduced output common mode variation A differential buffer circuit includes a current source, a current sink, and a switching circuit connected to the current source at a first node and connected to the current sink at a second node. The switching circuit is operative to selectively control a direction... | 07/24/2007 |
| 7248077 | Current driver circuits for reducing substrate noise and methods of operating the same A current driver circuit includes a pull-down switch unit that is coupled between a node and a first reference potential and is operative to switch between an on-state and an off-state responsive to an input signal. A pull-up switch unit is coupled between the node ... | 07/24/2007 |
| 7245153 | Level shift circuit having timing adjustment circuit for maintaining duty ratio A level shift circuit for shifting levels of a pair of binary input signals having a first voltage range to produce a pair of binary output signals having a second voltage range includes a first circuit to shift a level of a first one of the binary input signals the... | 07/17/2007 |
| 7233165 | High speed driver for serial communications A differential output driver capable for selectively switching from an emphasis mode, a non-emphasis mode, and an idle state uses one pull-up device and two pull-down devices per output lead. The pull-up device is preferably always activated, and one or the other or... | 06/19/2007 |
| 7230449 | Data receiver with a programmable reference voltage to optimize timing jitter Pseudo-differential drivers and receivers are used to communicate data signals between two or more IC chips. The data paths are aligned using programmable delay circuitry to de-skew each data path. A programmable reference generator is used to generate a reference v... | 06/12/2007 |
| 7230465 | Duty cycle corrector A duty cycle corrector comprising a first circuit and a second circuit. The first circuit is configured to receive a clock signal having a first phase and a second phase and to obtain a first threshold value based on the length of the first phase and part of the sec... | 06/12/2007 |
| 7224201 | Level converter The invention relates to a level converter for converting a signal (in) comprising a first voltage level (Vint) and supplied to the level converter, to a signal (Out) including a second voltage level (Vsupply) differing from the first voltage level (Vint). The level... | 05/29/2007 |
| 7221204 | Duty cycle corrector A duty cycle corrector comprising a first circuit and a second circuit. The first circuit is configured to receive a clock signal and an inverted clock signal and to obtain a delay signal that indicates a time difference between transitions of the clock signal and t... | 05/22/2007 |
| 7215148 | Programmable current output buffer A buffer for a programmable device has source current circuitry, sink current circuitry, one or more input nodes, one or more output nodes, and switch circuitry. The source current circuitry can be programmably controlled to generate a plurality of different total s... | 05/08/2007 |
| 7205814 | Pulse generator The disclosure is directed to an internal pulse generator outputting a signal with a constant pulse width nevertheless of a frequency of an input signal, including a first PMOS transistor, a PMOS second transistor and an NMOS transistor which are connected between a... | 04/17/2007 |
| 7187206 | Power savings in serial link transmitters Aspects of saving power in a serial link transmitter are described. The aspects include providing a parallel arrangement of segments, each segment comprising prebuffer and output stage circuitry of the serial link transmitter and each segment enabled independently t... | 03/06/2007 |
| 7187197 | Transmission line driver A transmission line driver with slew rate control includes high and low side ramp generators for generating charge and discharge ramp signals, respectively, which are input to respective comparators and a pair of source follower transistors. A pair of additional tra... | 03/06/2007 |
| 7180326 | Noise elimination circuit A noise elimination circuit sets a certain time period for eliminating noise occurring immediately after a change in the logic level of an input signal by a delay time of a first delay buffer. It also adjusts the timing of switching by delay times of second and thir... | 02/20/2007 |
| 7154293 | High-speed transmitter circuit A signal for the single-wire circuit is inputted and separated into two signals by the input separator circuit and the two signals are inputted in parallel into the two-wire transmitter circuit comprises at least one set of logic gates in which a P-channel CMOS tran... | 12/26/2006 |
| 7146517 | Clock pulse shaver with selective enable pulse width A clock for a computing system. The clock includes a first pulse shaver and a first pin connected to the first pulse shaver. The first pin selectively enables the first pulse shaver to reduce the width of enabling pulses in a clock signal passing through the first p... | 12/05/2006 |
| 7145375 | Duty cycle detector with first, second, and third values A duty cycle detector comprising a first circuit configured to receive clock cycles including a first level and a second level. The first circuit is configured to obtain a first value based on the length of the first level and to obtain second and third values based... | 12/05/2006 |
| 7142400 | Method and apparatus for recovery from power supply transient stress conditions A method for recovery from overstress conditions, comprising the steps of (A) detecting an overstress event, (B) storing an occurrence of the overstress event and (C) taking appropriate action in response to the stored occurrence of the overstress event. ... | 11/28/2006 |
