U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Icon_funbox Bizarre Patents

Patent No. 6650315

Mouse device with a built-in printer

A mouse device for use as an input device of a computer is provided that includes a housing in which recording paper is loadable, and a printer unit provided within the housing for printing on the recording paper print information received from the computer.

Newsletter  PatentStorm News

Make the Most of Our Site

See this month's Top Inventors and Most Cited Patents.

Stay on top of the latest innovations by subscribing to an RSS feed.

Registered users: Manage your profile.

 

Class 178/23A - Error detection in printers


Subclass of Class 178 - Telegraphy
No. of patents: 10
Last issue date: 05/29/2007


NumberTitleIssue Date
7225391Method and apparatus for parallel computation of linear block codes
A method for generating a linear block code is disclosed. A message is broken up into a plurality of sets of bits. A first group of sets is processed to determine a first partial linear block code. An adjusted partial linear block code is generated from the partial ...
05/29/2007
7216269Signal transmit-receive device, circuit, and loopback test method
A signal transmit-receive device of the invention reduces the number of high-speed signal lines required for connecting a transmitting circuit group and a receiving circuit group, and for running a loopback test on a signal transmit-receive device. The loopback test...
05/08/2007
7213189Method for iterative decoder scheduling
A method for scheduling a decoding process of coded data blocks transmitted over a link in a communication network. According to the method the coded data block is stored in a queue (71) if all decoders of a cluster (72) of iterative parallel decoders ...
05/01/2007
6968417Method and apparatus for reducing latency in a peripheral interface circuit of an I/O node of a computer system
A method and apparatus for reducing latency in a peripheral interface circuit of an I/O node of a computer system. The apparatus includes a buffer coupled to a control unit. The buffer may be configured to receive data on a first bus and the control unit may be conf...
11/22/2005
6748568Apparatus and method for verifying proper data entry and detecting common typing errors
A method and apparatus for detecting typing errors of critical fixed series of characters (digits) by using at least one redundant parity digit. The invention detects the most common typing errors that involve both permutations and incorrect striking of adjacent cha...
06/08/2004
4432090Automatic error correction system for teleprinter traffic with bunched repetition
The disclosure concerns a communication system for line printers, such as teleprinter equipment, via high-quality radio communications. The repetition of the signals received mutilated takes place per line of signals at the end of a number of lines. The t...
02/14/1984
4408325Transmitting additional signals using violations of a redundant code used for transmitting digital signals
At a transmitter of a digital transmission system which uses a redundant transmission code to transmit data, at least one predetermined code combination which occurs randomly in the encoded data is selectively modified, to form a predetermined code violat...
10/04/1983
4279002Adapter for raster output scanning printer
An adapter is provided as an interface between a raster output scanning printer and an electronic image processor which formats digital information for use by the printer in creating printed images. The adapter accepts digital pulses through a structured ...
07/14/1981
4237338Coordinated communication system for transmitting data and method of operating the same
A method of and communication system for transmitting data, such as telegrams, messages and information, from a transmitting station to a receiving station, both stations possessing transmitter and receiver sections. The data to be transmitted, such as te...
12/02/1980
4092630System for error control and phasing in interconnected ARQ-circuits
A system for reducing the time for repeating erroneous signals through a series of interconnected ARQ-circuits (automatic error correction circuits), in which the durations of the repetition cycles of the ARQ-circuits, as compared to one another, are not ...
05/30/1978
 
Sign InRegister
Username  
Password   
forgot password?