Quotables
"The Americans have need of the telephone, but we do not. We have plenty of messenger boys."
Sir William Preece, chief engineer, British Post Office ; 1878
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 4404676 | Partitioning method and apparatus using data-dependent boundary-marking code words A data-dependent code word consisting of redundancy bits marks a boundary of a multi-bit cell, and is coded to bear a mapping relationship to a data block within the cell. Embodiments using the data-dependent code word provide various types of synchroniza... | 09/13/1983 |
| 4397020 | Error monitoring in digital transmission systems Errors in digital transmission are monitored by employing a cyclical-redundancy-check (CRC). A CRC code word having a predetermined number of bits is generated (via 310) from a block of bits (ESF) of a presently transmitted time division muliplexed (XTDM)... | 08/02/1983 |
| 4377863 | Synchronization loss tolerant cyclic error checking method and apparatus In a data processing system wherein a binary data message is protected by cyclic check codes, synchronization loss tolerance is incorporated by performing a binary transformation after encoding the message but prior to transmitting it or writing it to sto... | 03/22/1983 |
| 4375102 | Digital code word detection A method by which code words in a digital bit stream can be detected in a reliable manner without word synchronization, in an environment where the bit error rate is high. The bit stream is divided into data blocks having a number of bits equal to the num... | 02/22/1983 |
| 4366573 | Method for synchronizing code machines which are operated within the framework of a block transmission network A method for synchronizing code machines, operated within a block network, provides that a connection completion block be transmitted and a connection confirmation block be received and stored by a code machine, after which the code machines are phased in... | 12/28/1982 |
| 4361898 | Digital synchronizing system A synchronizing system for the control of the transmission of digital information which is composed of blocks separated by gaps and for which synchronization requires the production of a reference pulse. Each field of information includes a series of spac... | 11/30/1982 |
| 4312070 | Digital encoder-decoder A digital encoding and decoding system suited for use in a mobile trunked dispatch communication system capable of error correction, error detection, and detection of loss of synchronization. The encoder comprises a cyclic block encoder, an autosynchroniz... | 01/19/1982 |
| 4302831 | Method and circuit arrangement for clock synchronization in the transmission of digital information signals A method and a circuit arrangement for clock synchronization in the transmission of digital information signals. In the four-wire type transmission of blocks of information signals on a two-wire transmission line it is determined, by phase comparison, whe... | 11/24/1981 |
| 4271520 | Synchronizing technique for an error correcting digital transmission system The instant invention resides in a system, including an encoder and a decoder, for the transmission and retrieval of digital data over a transmission medium. The encoder includes an error correction encoding scheme which processes the data and produces an... | 06/02/1981 |
| 4247945 | Extraction of data characters imbedded in data bytes Recovery of eight-bit data characters imbedded in the time slots of a train of data bytes individually having six slots available is implemented by a process which locates the bit alignment of a first one of the characters and executes a sequence of assem... | 01/27/1981 |
| 4172963 | Checker and automatic synchronizer for coding equipment 1. A system comprising a pair of stations having two parallel communication links therebetween, means for transmitting coded data signals of varying levels between the stations in opposite directions over said links and a receiver for said signals, each s... | 10/30/1979 |
| 4145683 | Single track audio-digital recorder and circuit for use therein having error correction A recorder for storage and retrieval of digitized audio signals on a single track of a suitable record medium is disclosed. The recorder includes networks for partitioning digitized audio signals into successive frames, each of which preferably contains a... | 03/20/1979 |
| 4074230 | Communication method and apparatus for providing an enhanced signal from diverse signals A communication method and apparatus for providing an enhanced signal from diverse signals whereby high accuracy communication may be established between remote points, even in the presence of severe signal fading and drop outs. The information to be tran... | 02/14/1978 |
| 4059825 | Burst/slip correction decoder and method A shortened cyclic block decoder and a method of decoding encoded cyclic blocks of data of the type (n,k) are described. The invention can correct burst errors of either a synchronous or asynchronous variety imbedded within the received block where the to... | 11/22/1977 |
| 4038636 | Multiple decoding system This disclosure describes a Multiple Decoding System which includes a means for encoding digital data and decoding by three different methods. These methods are referred to as Parity Decoding which includes Parity I and Parity II Decoding, Sequential Deco... | 07/26/1977 |
| 3961311 | Circuit arrangement for correcting slip errors in receiver of cyclic binary codes A code receiver of a data-transmission system, using regular or abbreviated cyclic codes wherein each n-bit code word consists of k information bits and (n-k) redundancy bits together constituting the coefficients of a complex polynomial which is a multip... | 06/01/1976 |
| 3938086 | Circuit arrangement for correcting slip errors in pcm receivers A receiver of n-bit data words, each consisting of k information bits and (n-1) redundancy bits, comprises three error detectors receiving the incoming bit stream in parallel with one another and with a shift register of a transfer circuit, the three erro... | 02/10/1976 |
