Quotables
"Transmission of documents via telephone wires is possible in principle, but the apparatus required is so expensive that it will never become a practical proposition."
Dennis Gabor, British physicist
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 8161328 | Debugger interface A system is disclosed comprising a processor, and a debug circuit. The debug circuit comprises a reset circuit configured to detect when the system is released from a reset, a debugger detection circuit configured to detect whether an external debugger is connected ... | 04/17/2012 |
| 8122292 | Debugging of business flows deployed in production servers Facilitating debugging of business flows deployed on a production server. An aspect of the present invention processes some service requests (received from a client system) in a normal mode and some other service requests in a debug mode concurrently, all according ... | 02/21/2012 |
| 8042001 | Protecting code from breakpoints A computer system and storage medium that, in an embodiment, prohibit breakpoints from being set within a protected range. In an embodiment, a protected range may be an atomic operation synchronization code range, either based on instructions generated by a compiler... | 10/18/2011 |
| 8024614 | Debugger and debugging method for debugging a system-on-chip device including a microprocessor core A debugger includes: a break detecting circuit which, when the state of a microprocessor core corresponds to a previously set condition, generates a break request signal for requesting a transition of the microprocessor core to a debug state; a trigger detecting cir... | 09/20/2011 |
| 7992043 | Software debugger for packets in a network on a chip A breakpoint packet is dispatched to a Network On A Chip (NOC). The breakpoint packet instructs one or more specified nodes on the NOC to place the specified nodes, or a core or hardware thread within a specified node, to execute in “single step” mode, in order ... | 08/02/2011 |
| 7992042 | Debug support device, and program for directing computer to perform debugging method A debug support device for debugging a multiprocessor configured by a plurality of unit processors a unit processor stop section realized by a plurality of the unit processors executing a program for each of the threads, and any one of the plurality of unit processo... | 08/02/2011 |
| 7930594 | Apparatus to preserve trace data A method, apparatus, and computer instructions for processing trace data in a logical partitioned data processing system. A partition causing an exception is identified in response to detecting the exception. The partition is one within a set of partitions in the lo... | 04/19/2011 |
| 7818620 | Program failure analysis system, failure analysis method, and emulator device A CPU forced stop signal is used as means for stopping execution of a program executed on a ROM by a CPU of a target system. A time required for stopping the CPU from the issuance of the CPU forced stop signal between an ICE device and the CPU is considered and set,... | 10/19/2010 |
| 7788535 | Means and method for debugging A data processing system is provided comprising at least one processing unit (PU) for data processing and a debugger means (DM) for debugging the processing of the at least one processing unit (PU) based on a plurality of breakpoints. The debugger means (DM) compris... | 08/31/2010 |
| 7716529 | System LSI A system LSI which is capable of precisely acquiring the status of a module which is referred to as a resource for debugging when a high-performance processor debugs a processing program executed by a small-scale processor. A function unit has a bus interface connec... | 05/11/2010 |
| 7689867 | Multiprocessor breakpoint Techniques that may be utilized in a multiprocessor system are described. In one embodiment, one or more signals are generated to indicate that a breakpoint instruction is executed by one of the plurality of processors in the multiprocessor system. For example, a si... | 03/30/2010 |
| 7689868 | Memory handling techniques to facilitate debugging A method for debugging includes interacting with a memory management component to force an interrupt upon access to one or more memory locations during software execution, and in response to the forced interrupt, saving information regarding the execution of the sof... | 03/30/2010 |
| 7516364 | Method for testing network devices using breakpointing A method for testing a network device having modules for receiving and sending data packets in a network includes generating in the network device at least one internal data structure associated with a data packet received by the network device from the network. A p... | 04/07/2009 |
| 7467332 | System and method for providing mutual breakpoint capabilities in a computing device A system having at least one breakpoint generating module and a core processor and method for providing mutual breakpoint capabilities to at least one breakpoint generating module and a core processor in a computing device. Each breakpoint generating module is capab... | 12/16/2008 |
| 7457988 | Electronic control system and method having microcomputer monitoring prohibiting function An electronic control system has a microcomputer monitoring section and an output controlling section. A microcomputer is prohibited from controlling control objects of a vehicle by a control prohibition section in the output controlling section and monitoring halti... | 11/25/2008 |
| 7444570 | Apparatus and method for controlling frequency of an I/O clock for an integrated circuit during test A test system including a device under test (DUT) and a tester, where the DUT includes I/O interface logic and a clock circuit. The clock circuit includes a core clock circuit, a pad clock circuit, a test clock circuit, and a select circuit. The core clock circuit g... | 10/28/2008 |
| 7428727 | Debugging techniques in a multithreaded environment A system for debugging targets using various techniques, some of which are particularly useful in a multithread environment. These techniques include implementing breakpoints using out-of-line instruction emulation so that an instruction replaced with a breakpoint i... | 09/23/2008 |
| 7424644 | Method and system for recovering data from a hung application An application is associated with a main thread that is running on an operating system. A secondary thread monitors the main thread to determine whether the application is in a hang state. A ghost window that matches the hung application window is displayed on a use... | 09/09/2008 |
| 7421384 | Semiconductor integrated circuit device and microcomputer development supporting device During software development, a multichip module is used which encloses a target chip and a development chip in one package. A CPU of the development chip fetches instructions from a flash memory in the chip to execute them, and accesses RAM and peripheral circuits i... | 09/02/2008 |
| 7418630 | Method and apparatus for computer system diagnostics using safepoints A method for safepointing a system that includes receiving a stop command by an executing thread from a master, wherein the executing thread executes an operating system, continuing execution of the executing thread until a safepoint is reached after receiving the s... | 08/26/2008 |
| 7412624 | Methods and apparatus for debugging a system with a hung data bus Methods and apparatus are provided to facilitate debugging of a system with a hung data bus. A register scan chain is used to read data from logic blocks of the hung system. The scan chain is also used to write data into the logic blocks, possibly resetting a subset... | 08/12/2008 |
| 7406625 | Protecting a code range in a program from breakpoints A method, apparatus, system, and signal-bearing medium that, in an embodiment, prohibit breakpoints from being set within a protected range. In an embodiment, a protected range may be an atomic operation synchronization code range, either based on instructions gener... | 07/29/2008 |
| 7404106 | Apparatus and method for reporting program halts in an unprotected pipeline at non-interruptible points in code execution In a target processor having a non-protected pipeline, the execution code is typically provided with interruptible code portions and with non-interruptible code portions. The non-interruptible code portions prevent implementation of a real time interrupt that would ... | 07/22/2008 |
| 7383470 | Method, system, and apparatus for identifying unresponsive portions of a computer program A method, system, and apparatus are provided for identifying unresponsive portions of a computer program. According to the method, program code that can potentially result in unresponsive behavior is wrapped in timers. A timer is started on a background thread at th... | 06/03/2008 |
| 7383540 | Altering execution flow of a computer program A debugger alters the execution flow of a child computer program of the debugger at runtime by inserting jump statements determined by the insertion of breakpoint instructions. Breakpoints are used to force the child computer program to throw exceptions at specified... | 06/03/2008 |
| 7373453 | Method and apparatus of interleaving memory bank in multi-layer bus system A method and apparatus of interleaving memory banks in a multi-layer bus system. The apparatus includes a plurality of slave interface units receiving signals requesting a bus access and generating control signals, and a controller receiving the control signals gene... | 05/13/2008 |
| 7372819 | Adaptive packet routing A method of determining the latency of a route in a packet-switched network, a packet switch for use in such a method and network and a packet-switched network are disclosed. Preferably, each switch maintains a routing table that records the latency of the routes ac... | 05/13/2008 |
| 7363544 | Program debug method and apparatus The present invention provides for an apparatus employed to debug a program operating in a supplemental processor when the processor's registers are not readable directly by the debugging operation of a main processor. A program operating in main memory halts due to... | 04/22/2008 |
| 7360207 | Method and system to analyze inlined functions A method and a system for examining an inlined function using a performance analysis tool are described. An inlined function is identified in computer code. Upon identification of the inlined function, and for example in response to executing a breakpoint associated... | 04/15/2008 |
| 7360117 | In-circuit emulation debugger and method of operation thereof An in-circuit emulation debugger and method of operating an in-circuit emulation debugger to test a digital signal processor (DSP). In one embodiment, the in-circuit emulation debugger includes: (1) a device emulation unit, coupled to a collocated DSP core, for emul... | 04/15/2008 |
| 7360204 | Grouping breakpoints by a criteria A method, apparatus, system, and signal-bearing medium that in an embodiment find all those breakpoints that meet a selection criteria and add the breakpoints to a breakpoint group. In various embodiments, the selection criteria may be a condition criteria, a hierar... | 04/15/2008 |
| 7356455 | Optimized interface for simulation and visualization data transfer between an emulation system and a simulator An optimized interface for simulation and visualization data transfer between an emulation system and simulator is disclosed. In one embodiment, a method of transferring data between a simulator to an emulator across an interface, comprises updating a simulator buff... | 04/08/2008 |
| 7356735 | Providing support for single stepping a virtual machine in a virtual machine environment Methods and systems to provide support for single stepping a virtual machine in a virtual machine environment are disclosed. An exemplary method may include receiving a request to transition control to a virtual machine (VM) from a virtual machine monitor (VMM), det... | 04/08/2008 |
| 7353427 | Method and apparatus for breakpoint analysis of computer programming code using unexpected code path conditions A conditional breakpoint for debugging computer programming code includes a condition identifying of one or more expected code paths used to reach the breakpoint. The breakpoint is triggered if it is reached during execution using an unexpected code path. Preferably... | 04/01/2008 |
| 7350110 | Method and system using hardware assistance for continuance of trap mode during or after interruption sequences A method, system, apparatus, and computer program product is presented for processing instructions. A processor is able to receive multiple types of interruptions while executing instructions, such as aborts, faults, interrupts, and traps. A set of processor fields ... | 03/25/2008 |
| 7343521 | Method and apparatus to preserve trace data A method, apparatus, and computer instructions for processing trace data in a logical partitioned data processing system. A partition causing an exception is identified in response to detecting the exception. The partition is one within a set of partitions in the lo... | 03/11/2008 |
| 7340495 | Superior misaligned memory load and copy using merge hardware Method, apparatus, and program means for performing misaligned memory load and copy using aligned memory operations together with a SIMD merge instruction. The method of one embodiment comprises determining whether a memory operation involves a misaligned memory add... | 03/04/2008 |
| 7334161 | Breakpoint logic unit, debug logic and breakpoint method for a data processing apparatus The present invention provides a breakpoint logic unit, debug logic and breakpoint method for a data processing apparatus. The breakpoint logic unit comprises a value storage operable to store data indicative of a selected value for an operational characteristic of ... | 02/19/2008 |
| 7334118 | Method for resetting a processor involves receiving CPU reset trigger signal from BIOS A computer reset method activated by a South Bridge to directly reset a Central Processing Unit (CPU). First, a trigger signal is received. A CPU reset signal is delivered by the South Bridge when receiving the trigger signal. Thereafter, the CPU is reset when recei... | 02/19/2008 |
| 7331002 | Navigating breakpoints in a program in a debugging mode Provided is a method, system, and program for navigating breakpoints in a program in a debugging mode. A user interface is rendered to display at least one program corresponding to at least one object file being executed in a debugging mode. A list is maintained of ... | 02/12/2008 |
