Celebrity Inventors
Lawrence Welk, the bandleader who entertained millions of Americans over a generation of broadcasting his TV show, once received a patent: for a music-themed design of an ashtray.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 6961835 | System and method for autonomically reallocating memory among buffer pools A system and method autonomically reallocate memory among buffer pools to permit quick access to data. A simulated buffer pool extension (SBPX) is created for each buffer pool in a set of buffer pools. Data victimized from a buffer pool is represented in the associa... | 11/01/2005 |
| 6961831 | Techniques for increasing bandwidth in port-per-module memory systems having mismatched memory modules Techniques for increasing bandwidth in port-per-module memory systems having mismatched memory modules are disclosed. In one particular exemplary embodiment, the techniques may be realized through a memory system comprising a memory module and a memory controller. T... | 11/01/2005 |
| 6961816 | Disk array device with selectable method for generating redundant data A disk array device selects a redundant generation method for reducing the overhead and improving the reliability associated with generating redundant data. The disk array device includes a disk controller connected to and controlling an array of disk drives. The di... | 11/01/2005 |
| 6961814 | Disk drive maintaining a cache link attribute for each of a plurality of allocation states A disk drive is disclosed comprising a cache buffer for caching data written to the disk and data read from the disk, the cache buffer comprising a plurality of cache segments linked together to form a plurality of cache links. At least one segment attribute is asso... | 11/01/2005 |
| 6957434 | Distributed computing system A distributed computing system having a plurality of computers different from each other in performance, load, and type, uniformly manages local priority schemes adapted in the respective computers by utilizing the concept of “urgency” or “time limit”. Each ... | 10/18/2005 |
| 6954765 | Updating a file in a fragmented file system The present invention provides for reliably updating a file by making a backup copy of the portion of a file that includes changed data. The revised portion of the file is related to the other file portions through cross-linking of units. Upon completely updating th... | 10/11/2005 |
| 6954817 | Providing at least one peer connection between a plurality of coupling facilities to couple the plurality of coupling facilities A coupling facility is coupled to one or more other coupling facilities via one or more peer links. The coupling of the facilities enables various functions to be supported, including the duplexing of structures of the coupling facilities. Duplexing is performed on ... | 10/11/2005 |
| 6954768 | Method, system, and article of manufacture for managing storage pools Provided are a method, system, and article of manufacture for pooling of storage. Volume attributes are assigned to a plurality of physical volumes. Pool attributes are assigned to a plurality of storage pools, wherein the pool attributes include policies for borrow... | 10/11/2005 |
| 6954840 | Method and apparatus for content-aware prefetching A content prefetcher including a virtual address predictor. The virtual address predictor identifies candidate virtual addresses in a cache line without reference to an external address source. ... | 10/11/2005 |
| 6954880 | Test tool and methods for facilitating testing of a system managed event Test tool logic and testing methods are provided for facilitating testing a duplexed computer function, such as a duplexed coupling facility. The test tool allows a testcase written for a first environment to be automatically driven in a second environment, thereby ... | 10/11/2005 |
| 6952745 | Device and method for maximizing performance on a memory interface with a variable number of channels The present invention includes a method and device for controlling the data length of read and write operations performed on a memory device. The method includes determining a first number of channels available to a memory controller operatively coupled to the memor... | 10/04/2005 |
| 6950952 | Dynamic power level control based on a board latch state A control circuit on a modular blade or card monitors an ejector switch. Upon detecting a latch event at the ejector switch, the control circuit signals the operating system with the appropriate power management instruction. For example, if the ejector switch on the... | 09/27/2005 |
| 6947981 | Flexible data replication mechanism A data replication management (DRM) architecture comprising a plurality of storage cells interconnected by a fabric. Flexibility in connectivity is provided by configuring each storage cell port to the fabric to handle both host data access requests and DRM traffic.... | 09/20/2005 |
| 6948010 | Method and apparatus for efficiently moving portions of a memory block The present invention relates to a method and system for transferring portions of a memory block. A first data mover is configured with a first start address corresponding to a first portion of a source memory block. A second data mover is configured with a second s... | 09/20/2005 |
| 6944787 | System-managed duplexing of coupling facility structures System-managed duplexing of coupling facility structures. A plurality of instances of coupling facility structures are maintained in a plurality of coupling facilities. Duplexing processing associated with the plurality of instances is managed by one or more operati... | 09/13/2005 |
| 6940816 | Method and apparatus for a slot-based memory controller A memory controller is disclosed. The memory controller includes a slot-based controller adaptable to launch a packet that straddles a first fixed packet slot and a second fixed packet slot. ... | 09/06/2005 |
| 6939747 | Multiple selectable function integrated circuit module An integrated circuit module has a common function known good integrated circuit die with selectable functions. The selectable functions are selected during packaging of the known good integrated circuit die. The known good integrated circuit die is mounted to a sec... | 09/06/2005 |
| 6941386 | Protocol processing stack for use with intelligent network interface device A host CPU runs a network protocol processing stack that provides instructions not only to process network messages but also to allocate processing of certain network messages to a specialized network communication device, offloading some of the most time consuming ... | 09/06/2005 |
| 6941426 | System for head and tail caching A head and tail caching system. The system includes a tail FIFO memory having a tail input to receive incoming data. A memory is included that is operable to store data that is output from the tail FIFO and output the stored data at a memory output. A multiplexer is... | 09/06/2005 |
| 6938092 | TCP offload device that load balances and fails-over between aggregated ports having different MAC addresses TCP/IP traffic passing over a TCP connection is initially load balanced by a TCP offload network interface device (NID) in fast-path between multiple ports of an aggregation team. A failure then occurs on one of the ports. Processing of the TCP connection then switc... | 08/30/2005 |
| 6938127 | Reconfiguring memory to reduce boot time A processor-based system includes a system firmware program that is transferred to a designated region of a memory in response to an initialization (e.g., a boot sequence). When initialized, for example using at least one programmable register, the system firmware p... | 08/30/2005 |
| 6938120 | Apparatus and method to form one or more premigration aggregates comprising a plurality of least recently accessed virtual volumes A method to form one or more premigration aggregates comprising a plurality of least recently accessed virtual volumes disposed in an information storage medium. The method determines the number (R) of virtual volumes to remove from the information storage medium, s... | 08/30/2005 |
| 6934821 | Memory management apparatus, memory management method, memory management program and computer readable storage medium therein A memory management method in which the memory area can be used efficiently, avoiding the overhead caused by copying to generate Java object. In a memory having a variable address memory area where a Java object to be executed by Java application is stored an... | 08/23/2005 |
| 6934940 | Source code transformation-temporary object reduction Embodiments of the invention generally provide a method, article of manufacture, and apparatus for code transformation. In one embodiment, the invention provides a method of transforming source code. The method determines if a source code statement includes a first ... | 08/23/2005 |
| 6934825 | Bi-directional stack in a linear memory array A method, system, and apparatus for placing and removing data elements into a bi-directionally growing first in last out data structure is provided. In one embodiment, in response to a request to place a data element into the data structure, a head pointer is advanc... | 08/23/2005 |
| 6934809 | Automatic prefetch of pointers Techniques have been developed whereby likely pointer values are identified at runtime and contents of corresponding storage location can be prefetched into a cache hierarchy to reduce effective memory access latencies. In some realizations, one or more writable sto... | 08/23/2005 |
| 6931495 | Processor and method of arithmetic processing thereof A processor system, comprising: a processor having a function to write back data stored in a cache memory to an external memory in units of a cache line formed of a plurality of words; a small unit dirty information storing part which stores non-write-back informati... | 08/16/2005 |
| 6928653 | Interactive electronic television program guide with database configurability An interactive television program guide system is provided in which an interactive television program guide is implemented on user television equipment containing a memory. The system allocates the memory among different categories of program guide data used by the ... | 08/09/2005 |
| 6928459 | Plurality of file systems using weighted allocation to allocate space on one or more storage devices Space is allocated on storage devices in proportion to weights associated with the storage devices. The space is allocated by a plurality of file systems. In particular, space may be allocated on any one of the devices by one or more of the file systems. The weights... | 08/09/2005 |
| 6928531 | Linear and non-linear object management A linear and non-linear object management method and structure. A data structure on a computer-readable medium is used to store linear and non-linear objects in a range of memory of a volume. The data structure includes a contiguous range of memory in which the data... | 08/09/2005 |
| 6925527 | Storage control apparatus and method for compressing data for disk storage A method of managing compressed data including a cache segment generating operation generating cache segments each representing data that is obtained by assembling plural pieces of data requested of writing, and a compressed segment generating operation generating c... | 08/02/2005 |
| 6925546 | Memory pool configuration system A memory partitioning system for memory of an embedded or auxiliary processor is described. Memory regions with different attributes are formed, having specified cacheability and visibility characteristics. A configurable table describes the memory regions required ... | 08/02/2005 |
| 6924810 | Hierarchical texture cache A dynamically configurable portion of a cache shared between central processing and graphics units in a highly integrated multimedia processor is engaged as a secondary level in a hierarchical texture cache architecture. The graphics unit includes a small multi-port... | 08/02/2005 |
| 6920521 | Method and system of managing virtualized physical memory in a data processing system A move engine and operating system transparently reconfigure physical memory to accomplish addition, subtraction, or replacement of a memory module. The operating system stores FROM and TO real addresses in unique fields in memory that are used to virtualize the phy... | 07/19/2005 |
| 6920543 | Method and apparatus for performing distributed processing of program code A processor having a limited amount of local memory for storing code and/or data utilizes a program stored in external memory. The program stored in external memory is configured into blocks which can be loaded individually into the local memory for execution. Queui... | 07/19/2005 |
| 6918031 | Setting condition values in a computer A method of executing instructions in a computer system on operands containing a plurality of packed objects in respective lanes of the operand is described. Each instruction defines an operation and contains a condition setting indicator settable independently of t... | 07/12/2005 |
| 6918022 | Memory space organization A method provided comprises querying a plurality of devices for storage space. The method also comprises allocating, as at least a single storage unit, a portion of the plurality of the devices for storage across the plurality of devices. The method further comprise... | 07/12/2005 |
| 6915402 | Method and system for creating secure address space using hardware memory router A method and system providing dynamic allocation of memory through hardware is disclosed. An embodiment provides for a multi-processor system providing for a secure partitioned memory. The system comprises a processor(s), a hardware implemented memory router coupled... | 07/05/2005 |
| 6915399 | Cross-clock domain data transfer method and apparatus An apparatus and method for transferring units of information between clock domains. A respective set of N units of information is loaded from an output circuit in a first clock domain into a storage circuit in a second clock domain during each cycle of the first cl... | 07/05/2005 |
| 6915455 | Test tool and methods for testing a system-managed duplexed structure Test tool logic and testing methods are provided for facilitating testing a duplexed computer function, such as a duplexed coupling facility. The test tool allows a testcase written for a first environment to be automatically driven in a second environment, thereby ... | 07/05/2005 |
