U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Icon_funbox Quotables

"There is practically no chance communications space satellites will be used to provide better telephone, telegraph, television, or radio service inside the United States."

T. Craven, FCC Commissioner ; 1961

Newsletter  PatentStorm News

Make the Most of Our Site

See this month's Top Inventors and Most Cited Patents.

Stay on top of the latest innovations by subscribing to an RSS feed.

Registered users: Manage your profile.

 

Class 711/147 - Shared memory area


Subclass of Class 711 - Electrical computers and digital processing systems: memory
Definition: Subject matter wherein at least a portion of the memory being accessed or controlled is
No. of patents: 1671
Last issue date: 05/22/2012


      4                
NumberTitleIssue Date
7428619Methods and apparatus for providing synchronization of shared data
A synchronization scheme is provided for a multiprocessor system. In particular, a processor includes a buffer sync controller. The buffer sync controller is operative to allow or deny access by a subprocessor to shared data in a shared memory, such that a processor...
09/23/2008
7428573Transaction accelerator for client-server communication systems
In a network having transaction acceleration, for an accelerated transaction, a client directs a request to a client-side transaction handler that forwards the request to a server-side transaction handler, which in turn provides the request, or a representation ther...
09/23/2008
7428618Apparatus and method for interfacing with a high speed bi-directional network
A method and apparatus for processing a bi-directional dataflow are disclosed which permits the transparent movement of data from one processor to another via a shared memory fabric which is connected with both processors. This permits the incoming data of a first p...
09/23/2008
7426511Efficient support of consistent cyclic search with read-copy-update
A method, system and computer program product for modifying data elements in a shared data element group that must be updated atomically for the benefit of readers requiring group integrity. A global generation number is associated with the data element group and ea...
09/16/2008
7426620Apparatus and method for memory access of sharing buses
An apparatus and a method for memory access of sharing the address and the data buses used in multi-media player, comprising at least one SDRAM, storing the large data and as a buffer in high speed; at least one flash memory, storing the programs, the user's default...
09/16/2008
7426604Virtual output buffer architecture
A buffer architecture enables linked lists to be used to administer virtual output queue buffering. The buffer has three random access memories (RAMs). A data RAM holds data. A free RAM holds a linked list of entries defining free space in the data RAM. Destination ...
09/16/2008
7426614Method and system of executing duplicate copies of a program in lock step
A method and system of executing duplicate copies of a program in lock step. Some illustrative embodiments are a computer system comprising a first processor executing a program, a second processor executing a duplicate copy of the program (the first processor and s...
09/16/2008
7421529Method and apparatus to clear semaphore reservation for exclusive access to shared memory
Semaphore operation manages exclusive access to a memory that is shared by a plurality of processing elements. Semaphore reservation status for exclusive access by a processing element is monitored by a memory controller. To clear an obsolete reservation status, a c...
09/02/2008
7421543Network device, fiber channel switch, method for shared memory access control, and computer product
A shared memory access function providing unit of each of a plurality of host computers of a network device receives an access shared memory request from an application and issues the access shared memory request to an FC switch. An access shared memory request iden...
09/02/2008
7418560Centralized cache storage for runtime systems
Described herein are methods and apparatus, including computer program products, that implement a centralized cache storage for runtime systems. A computer program product can include instructions operable to receive a request at a centralized shared cache framework...
08/26/2008
7415578Storage management method and storage management system
There is provided a storage management system capable of utilizing division management with enhanced flexibility and of enhancing security of the entire system, by providing functions by program products in each division unit of a storage subsystem. The storage mana...
08/19/2008
7412568Method for thread caching
Methods, apparatus, and systems are provided for caching. A caching process is automatically modified in response to update eligibility and an interference relation for a plurality of threads. Data is read into a cache, and a reference to the data is provided to a p...
08/12/2008
7412570Small and power-efficient cache that can provide data for background DNA devices while the processor is in a low-power state
A small and power-efficient buffer/mini-cache sources and sinks selected DMA accesses directed to a memory space included in a coherency domain of a microprocessor when cached data in the microprocessor is inaccessible due to any or all of the microprocessor being i...
08/12/2008
7409510Instant virtual copy to a primary mirroring portion of data
Techniques are provided for performing a copy operation. An instant virtual copy operation is issued from a first portion of data to a primary mirroring portion of data, wherein the primary mirroring portion of data corresponds to a secondary mirroring portion of da...
08/05/2008
7409486Storage system, and storage control method
A protocol chip and a bridge are connected to a first bus, while the bridge and a micro processor (MP) are connected to a second bus. The MP generates parameter information and writes it into a local memory (LM), and issues a write command which includes access dest...
08/05/2008
7409514Method and apparatus for data migration based on a comparison of storage device state information
The apparatus (3, 11) comprises a first input part (5, 43) which inputs first utilization state information that indicates information relating to the utilization state of first shared data in the respective first data control devices, a second input p...
08/05/2008
7409518Method for improving disk space allocation
A method and system for allocating blocks of disk in persistent storage to requesting threads. A primary data structure is provided for organizing and categorizing blocks of disk space. In addition, a secondary data structure is provided for maintaining a list of al...
08/05/2008
7409515Method for exchanging data between volumes of storage system
A method of data exchange between volumes without using any unnecessary resource in a storage system includes allocating cache areas for data exchange on a memory, determining the location of data to be exchanged, reading out data from the determined location in sou...
08/05/2008
7409505Optimized high bandwidth cache coherence mechanism
A method and apparatus for a coherence mechanism that supports a distributed memory programming model in which processors each maintain their own memory area, and communicate data between them. A hierarchical programming model is supported, which uses distributed me...
08/05/2008
7406570Multisystem network, and device and method for access to data storage
There are provided a multisystem network, and a device and method for access to a data storage unit in order to allow processors in a plurality of devices to access the data storage unit. The data storage unit has a data storage area divided in a first area for a fi...
07/29/2008
7406559In-circuit programming architecture with processor, delegable flash controller, and code generator
An architecture for an integrated circuit with in-circuit programming allows real-time modification of the in-circuit programming code and other code stored on the chip. The architecture utilizes a microprocessor and control logic on an integrated circuit having a s...
07/29/2008
7406473Distributed file system using disk servers, lock servers and file servers
A distributed file system is disclosed. A plurality of disk servers, operating as a single distributed disk server layer, are connected to the one or more physical disks. Each disk server stores meta-data for each of the files. A plurality of lock servers, having on...
07/29/2008
7406090Managing a buffer for media processing
A method and apparatus to perform buffer management for media processing are described. ...
07/29/2008
7404047Method and apparatus to improve multi-CPU system performance for accesses to memory
Methods and apparatuses for improving processor performance in a multi-processor system by optimizing accesses to memory. Processors can track the state of a memory such that the memory can be efficiently utilized in a multi-processor system including the ability to...
07/22/2008
7395388Load balancing system and method
Provided is a load balancing system and method capable of balancing the load of an apparatus employing both the internal mirror copying function and external connection function. With this load balancing system and method for balancing the load of a first apparatus ...
07/01/2008
7395382Hybrid software/hardware transactional memory
A transactional memory implementation has been developed that is capable of coordinating concurrent hardware transactional memory (HTM) and software transactional memory (STM) transactions over a unified transactional memory space. Some implementations employ hardwa...
07/01/2008
7395381Method and an apparatus to reduce network utilization in a multiprocessor system
A method and an apparatus to reduce network utilization for source-based snoopy cache coherent protocols have been disclosed. In one embodiment, the method includes receiving at a first processor an invalidating snoop with respect to a physical address of a portion ...
07/01/2008
7395379Methods and apparatus for responding to a request cluster
According to the present invention, methods and apparatus are provided for increasing the efficiency of data access in a multiple processor, multiple cluster system. A home cluster of processors receives a cache access request from a request cluster. The home cluste...
07/01/2008
7392236Method, computer program product and computer system for a single database system to support multiple application systems
The invention allows multiple application systems to use a single database system. The database system is divided into at least a first memory portion and a second memory portion. The memory portions are disjunctive. The database system stores a first assignment of ...
06/24/2008
7392352Computer architecture for shared memory access
A computer architecture that includes a hierarchical memory system and one or more processors. The processors execute memory access instructions whose semantics are defined in terms of the hierarchical structure of the memory system. That is, rather than attempting ...
06/24/2008
7389387Distributed memory module cache writeback
One embodiment of a distributed memory module cache includes tag memory and associated logic implemented at the memory controller end of a memory channel. The memory controller is coupled to at least one memory module by way of a point-to-point interface. The data c...
06/17/2008
7389389System and method for limited fanout daisy chaining of cache invalidation requests in a shared-memory multiprocessor system
A protocol engine is for use in each node of a computer system having a plurality of nodes. Each node includes an interface to a local memory subsystem that stores memory lines of information, a directory, and a memory cache. The directory includes an entry associat...
06/17/2008
7389508System and method for grouping processors and assigning shared memory space to a group in heterogeneous computer environment
A system and method for grouping processors is presented. A processing unit (PU) initiates an application and identifies the application's requirements. The PU assigns one or more synergistic processing units (SPUs) and a memory space to the application in the form ...
06/17/2008
7386687Methods and apparatus for managing a shared memory in a multi-processor system
Methods and apparatus provide for associating memory allocation table (MAT) entries with nodes in a binary tree such that the nodes and the entries are grouped into hierarchical levels, each entry including status information; associating the nodes and the entries w...
06/10/2008
7386686Inlining with stack trace cache-based dynamic profiling
A method and system are provided for improving inlining using stack trace cache-based dynamic profiling. In one embodiment, a relationship map is provided to map a key representing a caller-callee relationship with a corresponding value indicating a frequency of cal...
06/10/2008
7386680Apparatus and method of controlling data sharing on a shared memory computer system
An apparatus and method of controlling data sharing in a shared memory computer system transfers control of a cache coherency directory (entry) to a node having control of the data. Specifically, the plurality of nodes includes a home node and a second node. The hom...
06/10/2008
7383383System and method for providing highly-available volume mount points
A system and method for providing highly-available volume mount points is disclosed. According to one embodiment, in a system including a shared storage resource coupled to a server cluster and accessible by a node of said server cluster, a volume mount point is pro...
06/03/2008
7383389Cache management system providing improved page latching methodology
A cache management system providing improved page latching methodology is described. In one embodiment, for example, a method is described for providing access to data in a multi-threaded computing system, the method comprises steps of: providing a cache containing ...
06/03/2008
7383424Computer architecture containing processor and decoupled coprocessor
A computer system comprises a first processor 1 and a second processor 2 for use as a coprocessor to the first processor 1. The system has a main memory 3. The system also has a decoupling element 8 such that instructions are passe...
06/03/2008
7383336Distributed shared resource management
A method for processing data in a computer system using two main concepts for addressing this situation, from which numerous other implementations is achieved using a first and second main concept. The first is a method of managing a common data path among a plethor...
06/03/2008
      4                
 
Sign InRegister
Username  
Password   
forgot password?