Bizarre Patents
User-operated amusement apparatus for kicking the user's buttocks
An apparatus including a user-operated and controlled apparatus for self-infliction of repetitive blows to the user's buttocks by a plurality of elongated arms bearing flexible extensions that rotate under the user's control.
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 7219179 | Apparatus for arbitrating between a plurality of transfers to be routed over a corresponding plurality of paths provided by an interconnect circuit of a data processing apparatus An apparatus for arbitration within a data processing apparatus between a plurality of transfers to be routed over a corresponding plurality of paths provided by an interconnect circuit. The plurality of paths include a shared connection, the data processing apparat... | 05/15/2007 |
| 7219297 | Method and device for generating a synchronization variable and the corresponding integrated circuit and digital disc drive A synchronization variable intended for a second clock signal is generated from a first clock signal and a phase variation signal. A first approximation of the second clock signal is determined, and other approximations close to the first approximation are also dete... | 05/15/2007 |
| 7219176 | System and apparatus for early fixed latency subtractive decoding A method and apparatus for fixed latency subtractive decoding. The subtractive decoding device speculatively acknowledges a bus transaction within a fixed time period that is the same as the time period for positive decoding. Pipelining of a new bus transaction may ... | 05/15/2007 |
| 7216206 | Control apparatus of storage unit, and method of controlling the control apparatus of storage unit A control apparatus of a storage unit having a first and a second communication ports for conducting communication with a computer, a first and a second processors that control respectively the first and the second communication ports, first and second storage devic... | 05/08/2007 |
| 7216242 | Personal electronics device with appliance drive features A novel personal electronic device includes a first (embedded) and second (non-embedded) processors including associated operating systems and functions. In one aspect, the first processor performs relatively limited functions, while the second processor performs re... | 05/08/2007 |
| 7216196 | Memory hub and method for memory system performance monitoring A memory module includes a memory hub coupled to several memory devices. The memory hub includes at least one performance counter that tracks one or more system metrics—for example, page hit rate, number or percentage of prefetch hits, cache hit rate or percentage... | 05/08/2007 |
| 7216182 | Shared storage arbitration The invention provides an arbitration unit adapted for controlling accesses to a shared storage. The arbitration unit comprises a set of interfaces adapted for connecting a plurality of units with said arbitration unit, wherein outgoing data streams are transmitted ... | 05/08/2007 |
| 7216205 | Cache line ownership transfer in multi-processor computer systems Transferring cache line ownership between processors in a shared memory multi-processor computer system. A request for ownership of a cache line is sent from a requesting processor to a memory unit. The memory unit receives the request and determines which one of a ... | 05/08/2007 |
| 7213125 | Method for patching virtually aliased pages by a virtual-machine monitor Various embodiments of the present invention are directed to methods by which a virtual-machine monitor can introduce branch instructions, in order to emulate privileged and other instructions on behalf of a guest operating system, into guest-operating-system code r... | 05/01/2007 |
| 7213082 | Memory hub and method for providing memory sequencing hints A memory module includes a memory hub coupled to several memory devices. The memory hub is also coupled to receive a memory packet from a system controller containing a memory hint indicative of the subsequent operation of the memory devices. The memory module uses ... | 05/01/2007 |
| 7213098 | Computer system and method providing a memory buffer for use with native and platform-independent software code The present invention relates to computer systems and methods for providing a memory buffer for use with native and platform-independent software code. In a particular embodiment, the method includes providing a first software program compiled to platform-ind... | 05/01/2007 |
| 7213124 | Method for allocating storage area to virtual volume A system for storing data includes a virtualization apparatus coupled to a computer and to a plurality of storage devices. In response to a request from the computer, the virtualization apparatus issues a notice that a predetermined size of a virtual volume has been... | 05/01/2007 |
| 7213123 | Method and apparatus for mapping debugging information when debugging integrated executables in a heterogeneous architecture The present invention provides for the employment of a dynamic debugger for a parallel processing environment. This is achieved by dynamically updating mapping information at run-time in a mapping table, wherein the mapping table is read by the dynamic debugger.... | 05/01/2007 |
| 7210058 | Method for peer-to-peer system recovery A method for peer-to-peer system recovery, where the peer-to-peer system comprises a plurality of virtual tape controllers in communication with a first virtual tape server and with a second virtual tape server. The method generates a shutdown key, saves that shutdo... | 04/24/2007 |
| 7210007 | Method of verifying a system in which a plurality of master devices share a storage device In logical verification of a system in which a plurality of master devices share a storage region, a scoreboard common to all master devices is provided. When starting verification, an initial value of data stored in each address of each storage device is set in cor... | 04/24/2007 |
| 7210059 | System and method for on-board diagnostics of memory modules A memory hub includes an on-board diagnostic engine through which diagnostic testing and evaluation of the memory system can be performed. The memory hub includes a link interface for receiving memory requests for access to memory devices of the memory system and a ... | 04/24/2007 |
| 7209920 | Low-overhead consistency check for shared resource using flux indicator A flux indicator is utilized as a low-overhead consistency check for a shared resource such as a data structure, and provides a mechanism for determining both whether a data structure has or is currently in the process of being modified. In connection with attempts ... | 04/24/2007 |
| 7209990 | Maintain fairness of resource allocation in a multi-node environment Locks are placed in a convert queue in a way that compensates for queue bias. Rather than always placing a remote lock in a queue at the tail, a remote lock can be placed further up in the queue, and possibly be interleaved with local locks. As a result, remote proc... | 04/24/2007 |
| 7206890 | System and method for reducing accounting overhead during memory allocation A system and method for reducing the overhead involved in allocating memory to a task, thread or similar entity that shares memory or some other resource with other tasks or threads. A task is assigned a memory limit identifying a maximum amount of memory it may use... | 04/17/2007 |
| 7206831 | On card programmable filtering and searching for captured network data A programmable data filtering/searching system for use with a data network. The primary programmable hardware-based filtering and searching portions of the system are integrated onto the same printed circuit board as the data storage device to facilitate efficient f... | 04/17/2007 |
| 7206915 | Virtual space manager for computer having a physical address extension feature A physical address extension feature maps multiple virtual memory spaces to an extended physical memory. A virtual space manager dynamically allocates pages of the physical memory to respective virtual spaces. The virtual space manager responds to a request from an ... | 04/17/2007 |
| 7206887 | System and method for memory hub-based expansion bus A system memory includes a memory hub controller, a memory module accessible by the memory hub controller, and an expansion module having a processor circuit coupled to the memory module and also having access to the memory module. The memory hub controller is coupl... | 04/17/2007 |
| 7206901 | Storage control system The enclosure 10 in which the storage control system 600 is constructed comprises a scale-out NAS head group 111 constituted by two or more NAS heads, and a scale-up NAS head 110H that is a higher performance NAS head than each of NAS hea... | 04/17/2007 |
| 7203801 | System and method for performing virtual device I/O operations Systems, methods, apparatus and software can make use of separated I/O processors and strategy processors (implemented in hardware and/or software) to perform virtual device I/O operations. I/O processors operating on cluster nodes, storage appliance ports, or other... | 04/10/2007 |
| 7203808 | Isolation and protection of disk areas controlled and for use by virtual machine manager in firmware A region on a memory device may be provided, where the region is protected from direct access by the operating system without the use of a hardware controller. Access may be provided through firmware with the use of a virtual machine manager. The system may be used ... | 04/10/2007 |
| 7203829 | Apparatus and method for initializing coprocessor for use in system comprised of main processor and coprocessor An apparatus and method for initializing a coprocessor for use in system comprised of a main processor and coprocessor. The apparatus can be provided with fewer required memory components, such as a NOR flash memory, by enabling a coprocessor to perform a booting fu... | 04/10/2007 |
| 7203863 | Distributed transaction state management through application server clustering A method, system, and computer program product stores transaction state information in application server process cluster information, eliminating transaction state logging and reducing the processing and communications expense that is necessary for transaction proc... | 04/10/2007 |
| 7200718 | Cache memory for a scalable information distribution system An information distribution system includes an interconnect and multiple data processing nodes coupled to the interconnect. Each data processing node includes mass storage and a cache. Each data processing node also includes interface logic configured to receive sig... | 04/03/2007 |
| 7200720 | System and method for efficiently performing memory intensive computations including a bidirectional synchronization mechanism for maintaining consistency of data A system and method for efficiently performing memory intensive computations including a bidirectional synchronization mechanism for maintaining consistency of data on which computations will be performed. This can be used to solve various problems such as those in ... | 04/03/2007 |
| 7200024 | System and method for optically interconnecting memory devices A memory device includes a semiconductor substrate in which memory circuitry has been fabricated. An address converter and a control signal converter are coupled to an address decoder and control logic, respectively. The address and control converters are operable t... | 04/03/2007 |
| 7200697 | High speed data transfer between mainframe storage systems A method and apparatus for transferring data between storage systems including a first disk system for receiving first data in a variable length data format from a host, storing the first data and sending the first data over an I/O channel for data in the variable l... | 04/03/2007 |
| 7200713 | Method of implementing off-chip cache memory in dual-use SRAM memory for network processors A method, apparatus, and system for implementing off-chip cache memory in dual-use static random access memory (SRAM) memory for network processors. An off-chip SRAM memory store is partitioned into a resizable cache region and general-purpose use region (i.e., conv... | 04/03/2007 |
| 7197608 | Software management method for a storage system, and storage system The storage system creates a volume for storing information specific to a user, and a volume for storing software shared by a plurality of users, links these volumes on the basis of the software usage status of the users, and virtually builds one region and supplies... | 03/27/2007 |
| 7197621 | Fast search algorithm for data sorting in chained lists A data memory for storing elements, which data memory stores the data of the elements and at least a chained list which contains, for each stored element, at least its element address, its element number and a pointer to the address of the stored element having the ... | 03/27/2007 |
| 7197606 | Information storing method for computer system including a plurality of computers and storage system A computer 10a stores boot information OA1 and application information AP1 stored on a local disk 16a, the information being respectively stored as an OS1 shared file group in a shared LU1 and as a AP1 s... | 03/27/2007 |
| 7197663 | Concurrent PPRC/FCP and host access to secondary PPRC/FCP device through independent error management A method of error management in a data storage system having a target device, with the target device receiving commands from a first initiator and the target device concurrently receiving commands from a second initiator. The target device is typically a storage dev... | 03/27/2007 |
| 7194517 | System and method for low overhead message passing between domains in a partitioned server A system and method for passing messages between domains with low overhead in a multi-node computer system. A CPU node in a sending domain issues a request to a memory node in a receiving domain using memory-mapped input/output window. This causes the message to be ... | 03/20/2007 |
| 7194495 | Non-blocking memory management mechanism for supporting dynamic-sized data structures Solutions to a value recycling problem that we define herein facilitate implementations of computer programs that may execute as multithreaded computations in multiprocessor computers, as well as implementations of related shared data structures. Some exploitations ... | 03/20/2007 |
| 7194532 | Distributed file management method and program therefor In a management information generating step, management information of disks opened by a plurality of peers connected through a network is generated. In an access request step, another peer which opens a disk is selected from the management information, and a file i... | 03/20/2007 |
| 7194597 | Method and apparatus for sharing TLB entries A sharing mechanism is herein disclosed for multiple logical processors using a translation lookaside buffer (TLB) to translate virtual addresses, for example into physical addresses. The mechanism supports sharing of TLB entries among logical processors, which may ... | 03/20/2007 |
